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Abstract
Power consumption is a critical issue for portable devices. The ever-increasing
demand for multimode wireless applications and the growing concerns towards
power-aware green technology make dynamically reconfigurable hardware an at-
tractive solution for overcoming the power issue. This is due to its advantages
of flexibility, reusability, and adaptability. During the last decade, reconfigurable
analog-to-digital converters (ReADCs) have been used to support multimode wire-
less applications. With the ability to adaptively scale the power consumption
according to different operation modes, reconfigurable devices utilise the power
supply efficiently. This can prolong battery life and reduce unnecessary heat emis-
sion to the environment. However, current adaptive mechanisms for ReADCs rely
upon external control signals generated using digital signal processors (DSPs)
in the baseband. This thesis aims to provide a single-chip solution for real-time
and low-power ReADC implementations that can adaptively change the converter
resolution according to signal variations without the need of the baseband process-
ing. Specifically, the thesis focuses on the analysis, design and implementation of
a low-power digital controller unit for ReADCs. In this study, the following two
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important reconfigurability issues are investigated: i) the detection mechanism
for an adaptive implementation, and ii) the measure of power and area overheads
that are introduced by the adaptive control modules.
This thesis outlines four main achievements to address these issues. The first
achievement is the development of the switching activity measurement (SWAM)
method to detect different signal components based upon the observation of the
output of an ADC. The second achievement is a proposed adaptive algorithm for
ReADCs to dynamically adjust the resolution depending upon the variations in the
input signal. The third achievement is an ASIC implementation of the adaptive
control module for ReADCs. The module achieves low reconfiguration overheads
in terms of area and power compared with the main analog part of a ReADC.
The fourth achievement is the development of a low-power noise detection module
using a conventional ADC for signal improvement. Taken together, the findings
from this study demonstrate the potential use of switching activity information
of an ADC to adaptively control the circuits, and simultaneously expanding the
functionality of the ADC in electronic systems.
Acknowledgement
Praise be to Allah Almighty, my Creator and Sustainer, who made me capable
enough to complete this thesis.
I cannot begin to thank the countless people who have influenced my life and
education. It would not have been possible to write this thesis without the help
and support from various individuals, to only some of whom it is possible to give
particular mention here.
I would like to thank my supervisor, Professor Tughrul Arslan for his profes-
sionalism, technical expertise, and support throughout my doctoral study. I also
would like to thank my second supervisor, Dr. Alister Hamilton, who helped me
during the early stage of the study.
I would like to express my deepest gratitude to Dr. Ahmet Teyfik Erdogan
for many things. His mentoring commitment, kindness, help, and advice during
the different stages of my PhD years have been wonderful. His technical acumen,
precise suggestions, and lively discussions are heartily valued.
My thanks extended to Prof. Dr.-Ing. Herbert Thurner and his assistant Mr.
Kurt Fischer, both at the University of Applied Science Rosenheim, whom have
initially sparked, encouraged, and driven my interest in RF, analog, and digital
circuits design.
I would like to thank and dedicate this thesis to all my teachers, lecturers,
mentors, and gurus throughout my life and my academic years.
Dr. Wim Vanderbauwhede (University of Glasgow, UK) and Dr. Khaled
Benkrid (University of Edinburgh, UK) examined this thesis. Their comments
x Acknowledgement
and suggestions surely had improved the thesis. Special thanks go to both.
Also, to all my colleagues in the SLI group, previous and current members, for
timely discussion, help, and moral support throughout my PhD. Thank you for
all those memorable years.
Special thanks to the University of Malaya and the Ministry of Higher Edu-
cation of Malaysia for the generous funding and scholarship.
My acknowledgement also goes to all my friends. All the encouragement, co-
operation, understanding, and endless friendship will always be remembered.
Last but not least, I would like to express my heartfelt gratitude to Mrs. Diane
Reid for her kind assistance and help, especially on the formalities regarding the
study.
Above all, I wish to express my special appreciation to my wife, Fazia Adyani
Ahmad Fuad, for her care, untiring love, and great patience during this doctoral
work and throughout my life. My beloved parents also have given me their un-
equivocal support throughout, as always, for which my mere expression of thanks
likewise does not suffice. Their prayers, guidance, and advice have been valuable
throughout my life. This thesis is a significant achievement that belongs to them.
My special gratitude also goes to my brothers and sisters.
Finally, to other people who are involved directly and indirectly with this
thesis, I would like to state my appreciation.
Contents
Dedication iii




1.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Thesis Objectives . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.3 Thesis Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
1.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2 Background 9
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.3 Reconfigurable Technology . . . . . . . . . . . . . . . . . . . . . . 12
2.3.1 Overview of Reconfigurable Hardware (ReHW) . . . . . . 13
2.3.1.1 Evolution in Hardware Design . . . . . . . . . . . 14
2.3.1.2 ReHW Concept . . . . . . . . . . . . . . . . . . . 15
2.3.2 Advantages . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.3.3 Configuration Approaches . . . . . . . . . . . . . . . . . . 16
2.3.3.1 Level of configuration . . . . . . . . . . . . . . . 16
xi
xii Contents
2.3.3.2 Methods . . . . . . . . . . . . . . . . . . . . . . . 17
2.3.4 Application of ReHW System Design . . . . . . . . . . . . 18
2.3.5 Adaptive Hardware System . . . . . . . . . . . . . . . . . 19
2.3.6 Design Challenges and Reconfigurability Issues . . . . . . . 21
2.4 Wireless Technology . . . . . . . . . . . . . . . . . . . . . . . . . 22
2.4.1 Universal Mobile Telecommunication System (UMTS) . . . 24
2.4.2 UMTS Frequency Band and Operation . . . . . . . . . . . 24
2.4.3 Zero-IF Receiver for UMTS Application . . . . . . . . . . 26
2.5 Analog-to-Digital Converter (ADC) . . . . . . . . . . . . . . . . . 28
2.5.1 Applications and Architectural Choices . . . . . . . . . . . 29
2.5.2 General Subcircuits in ADC Architecture . . . . . . . . . . 31
2.5.2.1 Current Source, Current Sink and Current Mirror 32
2.5.2.2 Sample and Hold Circuit . . . . . . . . . . . . . . 32
2.5.2.3 Operational Amplifier . . . . . . . . . . . . . . . 32
2.5.2.4 Comparator . . . . . . . . . . . . . . . . . . . . . 33
2.5.2.5 Digital-to-Analog Converter (DAC) . . . . . . . . 34
2.5.2.6 The Digital Circuit . . . . . . . . . . . . . . . . . 35
2.5.3 Pipeline ADC . . . . . . . . . . . . . . . . . . . . . . . . . 35
2.6 Low-Power Design . . . . . . . . . . . . . . . . . . . . . . . . . . 36
2.6.1 CMOS Process Technology . . . . . . . . . . . . . . . . . . 36
2.6.2 Circuit Design Approach . . . . . . . . . . . . . . . . . . . 37
2.7 Power Evaluation for ADC . . . . . . . . . . . . . . . . . . . . . . 38
2.7.1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
2.7.2 Power Consumption of ADC . . . . . . . . . . . . . . . . . 39
2.7.2.1 System Level Estimation . . . . . . . . . . . . . . 39
2.7.2.2 Circuit Level Estimation . . . . . . . . . . . . . . 40
2.8 Design Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
2.9 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Contents xiii
3 Review on Reconfigurable ADCs (ReADCs) 47
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
3.2 Review of ReADC Architectures and Applications . . . . . . . . . 48
3.3 Review of ReADCs for Wireless Communication . . . . . . . . . . 51
3.4 Review of Control Schemes for ReADCs . . . . . . . . . . . . . . 53
3.5 Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
3.6 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
4 ADC Specifications for UMTS Zero-IF Receiver Architecture 57
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
4.2 Specifications for UMTS/FDD Mode . . . . . . . . . . . . . . . . 58
4.2.1 Processing Gain and Eb/N0 for UMTS . . . . . . . . . . . 58
4.2.2 Crest Factor . . . . . . . . . . . . . . . . . . . . . . . . . . 59
4.2.3 Minimum Sensitivity and Maximum Input Level . . . . . . 60
4.2.4 Adjacent Channel Selectivity . . . . . . . . . . . . . . . . 61
4.2.5 Blocking Characteristics . . . . . . . . . . . . . . . . . . . 62
4.3 Design Consideration of an ADC . . . . . . . . . . . . . . . . . . 63
4.4 Derivation of ADC Specifications . . . . . . . . . . . . . . . . . . 64
4.4.1 ADC Dynamic Range and Resolution Estimation . . . . . 64
4.4.2 ADC Sampling Frequency for I −Q Zero-IF Receiver . . . 66
4.5 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
5 Adaptive Algorithm for ReADCs 69
5.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
5.2 Generation of UMTS Signal . . . . . . . . . . . . . . . . . . . . . 70
5.2.1 UMTS Downlink Building Block . . . . . . . . . . . . . . . 71
5.2.2 UMTS Signal . . . . . . . . . . . . . . . . . . . . . . . . . 73
5.3 Analysis of UMTS Signal . . . . . . . . . . . . . . . . . . . . . . . 74
5.4 Switching Activity Measurement (SWAM) Method . . . . . . . . 75
5.4.1 Observation . . . . . . . . . . . . . . . . . . . . . . . . . . 75
xiv Contents
5.4.2 Nature of ADC Output . . . . . . . . . . . . . . . . . . . . 76
5.4.3 Hamming Distance . . . . . . . . . . . . . . . . . . . . . . 76
5.4.3.1 Overview . . . . . . . . . . . . . . . . . . . . . . 76
5.4.3.2 Hamming Distance Concept . . . . . . . . . . . . 78
5.4.4 Binary-Weighted Hamming Distance . . . . . . . . . . . . 79
5.5 A Proposed Adaptive Algorithm using SWAM Method . . . . . . 80
5.6 Design Issues . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
5.6.1 Number of Bits for Switching Activity (SA) Computation 86
5.6.2 The Length of the Measurement Period (Tmeasure) . . . . . 88
5.6.3 Threshold Values Setting . . . . . . . . . . . . . . . . . . . 89
5.6.4 Encoding Technique . . . . . . . . . . . . . . . . . . . . . 92
5.7 Application of the Adaptive Algorithm in Pipeline ReADC . . . . 94
5.7.1 System Setup . . . . . . . . . . . . . . . . . . . . . . . . . 95
5.7.2 Adaptive Resolution . . . . . . . . . . . . . . . . . . . . . 96
5.8 Bit-to-Error Rate (BER) Evaluation . . . . . . . . . . . . . . . . 98
5.8.1 Simulation Setup . . . . . . . . . . . . . . . . . . . . . . . 98
5.8.2 BER Result for Different N Values . . . . . . . . . . . . . 99
5.8.3 Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
5.9 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
6 Effects of Parameter Settings on the Adaptive Algorithm 105
6.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
6.2 Parameter Tuning . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
6.2.1 Duration of Tmeasure . . . . . . . . . . . . . . . . . . . . . 106
6.2.2 Threshold Values and Ranges . . . . . . . . . . . . . . . . 108
6.2.3 Influence of Different SF Values on the BER Performance . 109
6.3 Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . 109
6.3.1 Adaptive Response for Different UMTS Time Slots . . . . 109
6.3.1.1 Average Resolution Result for Different Time Slots 110
6.3.1.2 SA Result for Different Time Slots . . . . . . . . 110
Contents xv
6.3.2 Effect of Different Threshold Values and Ranges . . . . . . 114
6.3.2.1 Average Resolution Result for Different Time Slots 116
6.3.2.2 SA Result for Different Time Slots . . . . . . . . 117
6.3.3 Effect of Different SF Values on BER Against N . . . . . . 118
6.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
7 Control Unit Implementation of Adaptive Algorithm 123
7.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
7.2 Power Estimation for ReADCs . . . . . . . . . . . . . . . . . . . . 124
7.2.1 Power Estimation of Reconfigurable Resolution . . . . . . 125
7.2.2 Power Estimation of Reconfigurable Sampling-Rate . . . . 126
7.3 Design and Implementation of Adaptive Control Unit . . . . . . . 128
7.3.1 Methodology and Design Flow . . . . . . . . . . . . . . . . 128
7.3.2 Architecture and Operation . . . . . . . . . . . . . . . . . 129
7.4 Configuration Scheme for Reconfigurable Resolution . . . . . . . . 132
7.5 Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . 132
7.5.1 RTL Simulation . . . . . . . . . . . . . . . . . . . . . . . . 132
7.5.2 Synthesis and Performance Evaluation . . . . . . . . . . . 134
7.6 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
8 Noise Correlation Analysis and Detection Circuit using SWAM
Method 139
8.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
8.2 Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
8.2.1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
8.2.2 Source and Mechanism of Noise . . . . . . . . . . . . . . . 141
8.2.3 Noise Measures . . . . . . . . . . . . . . . . . . . . . . . . 141
8.2.4 Effect of Noise on ADC output . . . . . . . . . . . . . . . 142
8.3 SWAM Method for Noise Correlation Analysis . . . . . . . . . . . 143
8.3.1 System Setup . . . . . . . . . . . . . . . . . . . . . . . . . 144
xvi Contents
8.3.2 System Implementation . . . . . . . . . . . . . . . . . . . 145
8.3.3 Simulation Results and Discussion . . . . . . . . . . . . . . 145
8.3.3.1 SA Against SNR for Different Weighting Effects . 145
8.3.3.2 Variance of SA Against SNR . . . . . . . . . . . 147
8.3.3.3 Effect of Different fs Values on SA Computation 147
8.4 Hardware Implementation . . . . . . . . . . . . . . . . . . . . . . 148
8.4.1 Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . 149
8.4.2 ASIC Performance Results and Discussion . . . . . . . . . 150
8.4.2.1 RTL Simulation . . . . . . . . . . . . . . . . . . . 150
8.4.2.2 Synthesis Results . . . . . . . . . . . . . . . . . . 150
8.5 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153
9 Conclusions and Future Work 155
9.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
9.2 Summary of Thesis . . . . . . . . . . . . . . . . . . . . . . . . . . 156
9.3 Thesis Achievements . . . . . . . . . . . . . . . . . . . . . . . . . 162
9.3.1 Chapter 4 . . . . . . . . . . . . . . . . . . . . . . . . . . . 162
9.3.2 Chapter 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . 162
9.3.3 Chapter 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . 163
9.3.4 Chapter 7 . . . . . . . . . . . . . . . . . . . . . . . . . . . 163
9.3.5 Chapter 8 . . . . . . . . . . . . . . . . . . . . . . . . . . . 164
9.3.6 Key Research Contributions . . . . . . . . . . . . . . . . . 164
9.4 Thesis Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . 166
9.5 Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168
9.5.1 Extending Range of Analysis . . . . . . . . . . . . . . . . . 168
9.5.2 Power Characterisation . . . . . . . . . . . . . . . . . . . . 168
9.5.3 Design Improvement . . . . . . . . . . . . . . . . . . . . . 169
9.5.4 Widening Scope of Applications . . . . . . . . . . . . . . . 170
9.6 Final Comment . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170
Contents xvii
Publications 173





1.1 Flow of the thesis . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.1 Wireless receiver architecture . . . . . . . . . . . . . . . . . . . . 12
2.2 ReHW with architectural and circuit configurations . . . . . . . . 17
2.3 ReHW at parametric and algorithmic configurations . . . . . . . . 17
2.4 Examples of configurable approaches . . . . . . . . . . . . . . . . 18
2.5 Architecture of adaptive hardware . . . . . . . . . . . . . . . . . . 20
2.6 Examples of switching and re-routing . . . . . . . . . . . . . . . . 21
2.7 Global penetration of mobile users . . . . . . . . . . . . . . . . . 23
2.8 Principle of the Zero-IF receiver . . . . . . . . . . . . . . . . . . . 27
2.9 Zero-IF receiver topology . . . . . . . . . . . . . . . . . . . . . . . 27
2.10 General ADC operation . . . . . . . . . . . . . . . . . . . . . . . 29
2.11 ADC types and choices: resolution vs. sampling-rate . . . . . . . 31
2.12 DAC block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 34
2.13 Circuitry of pipeline stage . . . . . . . . . . . . . . . . . . . . . . 36
2.14 ADC power consumption for different fs and N values . . . . . . 40
2.15 Hardware design flow . . . . . . . . . . . . . . . . . . . . . . . . . 44
3.1 Wireless receiver front-end with ReADC . . . . . . . . . . . . . . 51
4.1 Typical receiver architecture . . . . . . . . . . . . . . . . . . . . . 60
4.2 ACS and blocking characteristics for UMTS/FDD band I . . . . . 62
4.3 UMTS/FDD signal test cases . . . . . . . . . . . . . . . . . . . . 65
xix
xx List of Figures
5.1 UMTS digital modulator . . . . . . . . . . . . . . . . . . . . . . . 72
5.2 UMTS direct conversion transmitter . . . . . . . . . . . . . . . . 73
5.3 UMTS signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
5.4 UMTS framing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
5.5 Large variation and small variation of an analog signal . . . . . . 77
5.6 Hamming distance of two digital bit strings . . . . . . . . . . . . 78
5.7 Binary-weighted hamming distance of two digital bit strings . . . 79
5.8 SA computation for the whole UMTS sample signal . . . . . . . . 85
5.9 Variation of SA results for four to seven time slots . . . . . . . . . 87
5.10 SA result of 10-bit ADC for seven time slots . . . . . . . . . . . . 89
5.11 SA result against different UMTS signal amplitude for seven time
slots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
5.12 Threshold values setting for different N levels . . . . . . . . . . . 91
5.13 Mathematical approach for vtl setting . . . . . . . . . . . . . . . . 92
5.14 Data-passing between ADC and baseband block . . . . . . . . . . 93
5.15 ADC communication with wordlength truncation method . . . . . 94
5.16 Pipeline ReADC with the ACU . . . . . . . . . . . . . . . . . . . 95
5.17 BER against N of UMTS signal for SF= 64 . . . . . . . . . . . . 96
5.18 Variation of SA and N of a 6-bit to 10-bit ReADC for seven time
slots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
5.19 System setup for MATLAB simulation . . . . . . . . . . . . . . . 99
5.20 BER against N of UMTS signal for SF= 64 . . . . . . . . . . . . 100
6.1 SA computation for different UMTS time slots . . . . . . . . . . . 107
6.2 Naverage against UMTS time slots . . . . . . . . . . . . . . . . . . 111
6.3 SA result against time slots for a 10-bit ADC . . . . . . . . . . . 112
6.4 SA result against time slots for a 6-bit to 10-bit ReADC . . . . . 112
6.5 SA comparison of a fixed and reconfigurable ADCs . . . . . . . . 113
6.6 Maximum SA result for different time slots: ADC and ReADC . . 114
6.7 SA result against variation of amplitude for four to seven time slots 115
List of Figures xxi
6.8 Naverage against time slots for different threshold ranges . . . . . . 116
6.9 SA results against time slots for different threshold ranges . . . . 117
6.10 Simulation setup for BER vs. N for different SF values . . . . . . 118
6.11 BER against N for different SF values . . . . . . . . . . . . . . . 119
7.1 Conventional ADC and ReADC operational blocks . . . . . . . . 124
7.2 ReADC architecture . . . . . . . . . . . . . . . . . . . . . . . . . 129
7.3 Hardware architecture of binary-weighted ACU implementation . 130
7.4 Configuration scheme for reN . . . . . . . . . . . . . . . . . . . . 132
7.5 RTL simulation result of ACU for the reN . . . . . . . . . . . . . 133
8.1 Noiseless and noisy signals: analog and SH output comparison . . 143
8.2 System setup for noise correlation analysis and detection . . . . . 144
8.3 SA result against SNR for different weighting effects . . . . . . . 146
8.4 Variance of SA for different SNR values . . . . . . . . . . . . . . 147
8.5 Effect of different fs values on the binary-weighted SA computation 148
8.6 Hardware architecture of binary-weighted NDU . . . . . . . . . . 149
8.7 RTL simulation result of binary-weighted NDU . . . . . . . . . . 151
xxii List of Figures
List of Tables
2.1 Frequency assignments for UMTS . . . . . . . . . . . . . . . . . 25
2.2 Power estimation for different ADC topologies . . . . . . . . . . . 42
4.1 Parameters for the ACS and Blocking characteristics . . . . . . . 63
5.1 Digital output of ADC of Figure 5.5 . . . . . . . . . . . . . . . . . 77
5.2 Digital output of 6-bit ADC for two adjacent intervals . . . . . . . 84
5.3 SA computation between two samples . . . . . . . . . . . . . . . 84
5.4 Digital output of a 16-bit ADC for two adjacent intervals . . . . . 86
5.5 Threshold values setting for the adaptive algorithm . . . . . . . . 91
6.1 Threshold values setting for variation of time slots . . . . . . . . . 110
6.2 Settings for different threshold values and ranges . . . . . . . . . . 115
6.3 Nmin for different SF values . . . . . . . . . . . . . . . . . . . . . 120
6.4 Maximum and minimum threshold values for adaptive algorithm . 121
6.5 Minimum N values for different SF settings . . . . . . . . . . . . 121
7.1 ASIC performance of binary-weighted ACU . . . . . . . . . . . . 135
7.2 Reconfigurable overheads of ACU compared with the existing pipeline
ReADCs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
8.1 8-bit ADC outputs for noiseless and noisy signals . . . . . . . . . 143
8.2 ASIC performance of binary-weighted NDU . . . . . . . . . . . . 152
8.3 Estimation of power and area overheads of NDU against the exist-
ing ADCs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153
xxiii




1.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Thesis Objectives . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.3 Thesis Structure . . . . . . . . . . . . . . . . . . . . . . . . . . 4
1.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.1 Motivation
Reconfigurable hardware or ReHW has become an important research field in elec-
tronic systems due to the advantages of rapid prototyping [1] and flexibility [2].
ReHW allows reduction of the development cost, efficient resource sharing, and
hardware reuse. In a power-aware system, scalable and dynamic power man-
agement can be implemented, leading to eco-friendly systems. A reconfigurable
architecture ensures that hardware can be switched easily between several opera-
tional modes. Its flexibility to adapt to different modes enable a system to reduce
its energy consumption, and hence its power dissipation, when it is configured to
operate in stand-by mode in comparison with full operation mode. This feature
is also important for green-device technology, as unnecessary heat emission to the
environment can be reduced.
1
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In wireless applications, especially battery-operated devices, such advantages
are important to improve the dynamic performance of a system and prolong its
power supply life. In the future, when multimedia communication dominates wire-
less applications with many functionalities and operation modes, reconfigurable
hardware will become essential.
In modern digital devices, the analog-to-digital converter (ADC) is an impor-
tant module. It transforms time-varying analog signals into a digital format for
signal processing, data enhancement, and storage. Since the ADC is crucial for
modern electronics, a consistent research effort has been aimed at improving the
performance of ADCs using the reconfiguration approach. The signal-to-noise ra-
tio (SNR) can be increased proportionally with the resolution of the ADC. Any
extra resolution will improve the SNR by approximately 6 dB [3,4]. On the other
hand, power consumption of an ADC increases with the increment of resolution
N , and sampling rate fs [5]. In the future, when wireless communication sup-
ports multimode signalling and multiple applications, adaptively changing these
ADC parameters with a single ADC architecture may be useful for many ap-
plications. Furthermore, reducing N and fs during idle states could reduce the
power consumption of an ADC. The power consumption issue regarding an ADC
is significant for battery-operated portable wireless devices. It is vital to limit the
energy use to prolong the battery’s lifespan. Reducing the power consumption
of ADC also minimises the heat dissipation from the device, and simultaneously
reduces the energy emission to the surroundings. The operation of internal cir-
cuits also determines the power usage of ADC. In principle, if a certain block can
be disabled when not required, its dynamic power consumption will be reduced.
Such an implementation method is only applicable with the use of reconfigurable
technology.
While designing reconfigurable ADCs (ReADCs), several challenges must be
overcome. One important reconfigurability issue is the configuration headroom
introduced by the reconfiguration mechanism. Extra modules are required as
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configurable switches, a controller, redundancy modules, or a selection of different
architectures for various operations. Another issue to address is detection-and-
respond mechanisms, specifically important for real-time or adaptive reconfigu-
ration. Additional area and power are necessary for reconfigurable architecture
to implement the control mechanism that monitors and responds to the specific
requirements. This is a critical issue for real-time reconfigurable hardware, as
dynamic performance is related directly to this mechanism and affects its overall
performance efficiency significantly.
Current research works in ReADCs are focused mainly on different architec-
tural types and the analog circuit techniques. The adaptive mechanism is assumed
to be triggered by baseband processing parts that send a configuration signal to
the ReHW. Detailed discussion on adaptive feedback controller mechanisms and
digital reconfigurable control schemes is still limited. This thesis proposes a novel
adaptive control scheme for ReADC targeting low-power portable devices. It fo-
cuses on adaptive control schemes at both algorithmic and architectural levels.
Particular attention is given to adapting the ReADC operation according to the
variations of the signal amplitude.
1.2 Thesis Objectives
The objectives of this thesis are to investigate the following two important re-
configurability issues of ReADC for universal mobile telecommunication system
(UMTS) applications: i) the detection mechanism that supports real-time recon-
figuration, and ii) the area and power overheads incurred by circuitry due to
configurability of the devices. Consequently, low-power solutions for real-time
ReADC are suggested.
To analyse the above two issues, the following eight steps are undertaken:
• To determine the minimum requirements of ADC parameters, according to
application specifications.
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• To study the UMTS specifications, and to generate and analyse the UMTS
signalling.
• To develop an adaptive algorithm for ReADC according to the ADC digital
output.
• To demonstrate the capability of reconfigurable ADC to change its param-
eters according to signal variations.
• To analyse the performance of the adaptive algorithm on different parameter
settings.
• To develop low-power adaptive control hardware for ReADCs.
• To investigate the effect of the proposed method in ADC-based systems for
noise correlation and detection.
• To improve the efficiency of the data acquisition method using reconfigurable
technology.
1.3 Thesis Structure
The rest of this thesis is organised as follows:
• Chapter 2 provides background information of the thesis. It covers the review
of reconfigurable hardware technology. It is followed by an overview of spread
spectrum communication. Specifically, wireless transceiver architecture for UMTS
applications is highlighted. Next, typical ADC topologies, which are used in such
battery-operated wireless systems, are presented. An aspect of low-power design
is discussed before the power evaluation of ADC is presented.
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• Chapter 3 discusses the existing reconfigurable ADCs, including the ones used
in wireless communication and UMTS applications. Current trends in adaptive
control mechanisms are also presented.
• Chapter 4 describes the specifications of the ADC for UMTS applications. In
particular, minimum resolution Nmin and minimum sampling-rate fs(min) values
are derived. Both parameters determine the lowest possible N and fs values of
the ADC selection for such applications.
• Chapter 5 presents a technique to achieve real-time reconfigurability for a
ReADC, specifically for UMTS applications. Initially, the UMTS signal is gen-
erated and analysed in terms of its periodicity and framing structure. Then,
the ADC behaviour and its output mechanism are observed. Consequently, an
adaptive algorithm is proposed in this chapter. The algorithm that is based on
switching activity SA computation of the output of the ADC is known as a switch-
ing activity measurement (SWAM) algorithm. The justification of this algorithm
is analysed and simulation results showing the effectiveness of this technique are
discussed in this chapter.
• Chapter 6 analyses the impact of varying parameter settings on the proposed
adaptive algorithm. Particularly, the response of the algorithm is evaluated ac-
cording to an observed interval and threshold value settings. The effect of chang-
ing the value of the spreading factor (SF) at the baseband on the bit-to-error rate
(BER) performance is also monitored.
• Chapter 7 presents the hardware implementation of the adaptive algorithm.
Initially, power estimation models for ReADCs are described as the performance
metrics. The hardware performance of the suggested application-specific inte-
grated circuit (ASIC) module for adaptive N is also presented.
• Chapter 8 describes other potential uses of the proposed SWAM method
to detect different levels of noise strength in ADC-based electronic systems. In
addition, the effect of weighted coefficients on the algorithm are also analysed and
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a low-power noise detection module is suggested.
• Chapter 9 summarises and concludes the thesis. In addition, the contribu-
tions of the work are re-highlighted and further research possibilities based on the
techniques developed in this thesis are evaluated.
A summary of the chapters and their interconnection is presented in Fig. 1.1.
1.4 Summary
Multimode operations and mixed-signal applications are important for future wire-
less communication. In this case, different kinds of wireless signal can be sent over
a single transceiver module. Hence, this module must be configured to suit differ-
ent signal variations, operation modes, conditions, and applications. This thesis
proposes an adaptive method for ReADCs targeting low-power portable devices.
Furthermore, the study focuses on developing an adaptive control scheme at the
algorithmic and architectural levels. Particular attention is given to reconfigurabil-
ity issues and the interactions between the ReADC architecture and its adaptive
control mechanism. Moreover, this thesis also investigates the adaptive perfor-
mance of the ReADC according to time-varying signal variations. Finally, the
proposed SWAM method is investigated for other ADC-based systems targeting
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2.1 Introduction
This chapter presents the relevant background information for this thesis. In
Section 2.2, a general overview will be given regarding the importance of recon-
figurable technology and ADC choice in future wireless communications. Section
2.3 will discuss the emergence of ReHW as a branch of electronics system design.
The motivation behind this technology will then be reviewed to see how it affects
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current applications. Real-time ReHW will be evaluated, followed by the chal-
lenges arising from the design. Section 2.4 will provide an overview of wireless
technology. It starts with the review of the modern mobile communication system,
including transceiver architecture for portable devices. Suitable digital converters
for the architecture will also be discussed. In Section 2.5, a review on ADCs,
including the choice of ADC for specific applications, will be presented. General
subcircuits for ADC will also be described, including a brief discussion on pipeline
ADC targeting wireless applications. Section 2.6 will describe low-power design
from the perspective of complementary metal oxide semiconductor (CMOS) pro-
cess technology and circuit design approach. Several design techniques have been
implemented to continuously reduce the power consumption of electronic circuits.
In Section 2.7, the power evaluation of ADC at system and circuit levels will be
discussed. This provides an estimation of the power consumption of ADCs de-
pending on N and fs values, and other design parameters. Section 2.8 describes
the design flow of the works. Finally, Section 2.9 summaries this chapter.
2.2 Overview
Cellular communication has experienced rapid progress in the last decade. This
is due to the main objective of today’s wireless communication: to provide an
excellent quality of service (QoS) at user terminals. This has been the target of
design trends for wireless technology, especially towards a higher data rate with
the integration of multimedia services. In hardware implementation, the receiver
is designed as a high performance system with small footprint topology for low-
power consumption and high noise immunity. Aside from that, the integration
of digital signal processing with analog front-end modules has also influenced
these improvements. From a circuit design perspective, it is desirable to push the
digital domain closer to the antenna to benefit more from digital processing. In
this case, both transceiver architecture and targeted wireless applications influence
2.2. Overview 11
the requirement for an ADC. In Europe, UMTS has been implemented for third
generation (3G) wireless communication. It uses wideband CDMA (WCDMA)
technology as its driving engine to increase the data bandwidth for high-speed
multimedia applications. UMTS specifications are provided by a governing body
called the 3rd Generation Partnership Project (3GPP) as a standard reference for
the design engineers.
Meanwhile, advances in modern digital communication systems have con-
tributed to significant improvements in signal quality over analog systems. Digital
signal processing, such as the fast Fourier transform (FFT), coding, encryption,
error detection and correction, together enable better signal immunity, protection,
and analysis; this would not be possible or difficult in analog communication. Fur-
thermore, modulation and filtering are much easier in a digital than in an analog
domain. However, due to the analog nature of real-world communication, the use
of an ADC in electronic devices is essential. The ADC is an interface between
the analog front-end and digital back-end circuits. In digital wireless communi-
cation, the analog front-end is used to shift the signal frequency to suit channel
capacity. It involves processing of small analog signals that involves amplifications
using low-noise amplifier (LNA) and variable gain amplifier (VGA), filtering us-
ing band-pass filter (BPF) and image-reject filter, frequency shifting using carrier
frequency fc and mixer, and signal conversion using ADC. Digital back-end or
the baseband stage involves digital processing and signal recovery. Figure 2.1(a)
illustrates the typical wireless receiver architecture.
Since digital signal processing is more powerful than analog processing, cur-
rent research trends in wireless technology are pushing the analog chain closer to
the antenna, as shown in Fig. 2.1(b). Essentially, the filtering and frequency con-
version of the analog front-end are implemented in the digital domain after ADC.
Such an approach leads to the software-defined radio (SDR) concept [6]. With
multimode applications, a wider bandwidth is required to accommodate higher
data capacity. Thus, the main design challenge for ADC design for future wireless
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communication is to achieve a high dynamic range (DR) requirement. Further-
more, since the received frequency range in SDR is wide, disturbance and noise
issues become significant.
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(b) Ideal software radio receiver
Figure 2.1: Wireless receiver architecture
2.3 Reconfigurable Technology
During recent years, reconfigurability has been an important paradigm in elec-
tronic system design. Due to the extensive growth in portable devices and wireless
communication in supporting multiple applications and multi-mode operations,
the design tasks have become more complex. Similarly, in physical implementa-
tion, the chip area grows larger; therefore, more power is required from the supply.
These design efforts are not only to minimise the chip area for portable devices,
but also to limit the power consumption. This ensures that the devices can oper-
ate for much longer periods of time. To overcome these constraints, re-use design
methodology is seen as a way forward. Reconfiguration has not only emerged as
an efficient solution for dynamic power management in multi-standard applica-
tions, but it also plays an important role as a resource-sharing mechanism. A
reconfigurable system also enables particular architecture to change its operation
behaviour to meet the different kind of requirements. During the early stage of
design, reconfigurability helps to speed up the time to market by allowing rapid
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prototyping of a product.
With the increasing popularity of wireless portable devices, and as more ap-
plications are integrated into a system, the circuit footprint enlarges and power
consumption increases dramatically. Hence, ReHW will not only help to reduce
the chip area by using the resource-sharing concept, but it also has the advantages
of dynamic performance optimisation and energy-efficient usage. To implement
the reconfiguration concept successfully, additional reconfigurability issues must
be considered at the different design layers.
2.3.1 Overview of Reconfigurable Hardware (ReHW)
At the moment, the evolution and active development of electronics show no signs
of slowing. This is mainly due to increasing demands from modern consumer
electronics pushing the design boundaries continuously. Motivated to increase the
quality of life, electronic design issues are often centred on speed, power, per-
formance, and robustness. With the increased popularity of portable devices,
electronic appliances are required to operate with minimum power while keeping
adequate performance and speed. These design parameters are usually a trade-off
between power, performance, and speed requirements. The traditional design ap-
proach makes it difficult to optimise the solution for all parameters. In particular,
once a design has been realised in hardware, then it is impossible to change the
design functionality. To increase the flexibility of a design, a reconfigurable ap-
proach has been introduced. Initially, the reconfigurable method was implemented
in digital design to speed up implementation and reduce development cost. The
reusability of the hardware is also beneficial to optimise hardware usage in differ-
ent data processing modes. Influenced by this flexibility, reconfigurable techniques
have also been implemented in analog design during the last decade. In general,
ReHW is used to improve five key areas of the design: 1) flexibility; 2) perfor-
mance; 3) power consumption; 4) non-recurring engineering (NRE) costs; and 5)
programmability [7].
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2.3.1.1 Evolution in Hardware Design
Electronic design influences our daily lives tremendously. Since the invention of
the junction transistor in 1947, development in electronics has evolved constantly,
and continues today. Similarly, the evolution and revolution of electronics have
created many design opportunities and new research areas.
The demand to improve the quality of daily lives has created research oppor-
tunities in many aspects, including electronic design. Software, hardware, analog,
digital and mixed-signal designs have all evolved rapidly. The main research is-
sues consist of cost reduction, time-to-market, performance, operation speed, chip
area, size, power utilisation, robustness, and flexibility. Designers work contin-
uously to improve all these aspects. Hence, many design methods and circuit
approaches are being developed. Usually, there are trade-offs between design is-
sues and therefore, one aspect has to be sacrificed for the other. For example, a
high performance device consumes high power to operate.
Since mobile phones entered the market in the 1980s, interest in portable
devices and consumer electronics has grown tremendously. This scenario drives
research even further as the design issues become more important. However, the
main goal is to improve the design without having to compensate too much within
the design parameters. Portable devices require smaller chip areas and consume
lower power but must simultaneously maintain performance and speed.
In the last decade, reconfigurable analog design was introduced to achieve
greater design flexibility [8, 9]. Originally, the reconfigurable digital approach,
such as field programmable gate arrays (FPGA) and reconfigurable computing
(RC) from the late 1980s inspired its development [10,11]. Hardware reconfigura-
tion also enables design robustness [12] and post-production programmability [11].
For example, genetic programming (GP) [13], field programmable analog arrays
(FPAA) [9, 14], and field programmable transistor arrays (FPTA) [8, 15] use a
genetic algorithm (GA) concept to evolve to suit the changing environment via
system learning and to improve performance over time [16]. This also helps the cir-
2.3. Reconfigurable Technology 15
cuit to operate in challenging environments, such as remote areas and unmanned
space operation [12].
2.3.1.2 ReHW Concept
The emergence of FPGAs in the mid 1980s led to an era of ReHW [10]. Since
then, it has become one of the most active research areas for various applications.
ReHW enables its architecture to be programmed after fabrication to perform
different kinds of operations. Hence, a single architecture can execute multiple
operations.
ReHW has been used to increase the flexibility of an electronic system to suit
to different application modes, environment conditions, and constraints [17]. An
adaptive system is capable of monitoring the changes and adjusting its operation
dynamically according to specific references. Such a system not only reduces
its internal circuit activity, which leads to reduction in power consumption, but
also manages the utilisation of hardware resources efficiently. In a challenging
environment, adaptive hardware configuration is also able to overcome excessive
interference signals and suppress unwanted signals in noisy surroundings.
2.3.2 Advantages
ReHW has attracted much research interest due to its many advantages. Firstly,
it allows the operation of hardware to be flexible. The architecture is not fixed
to a particular operation; it can be used for different operations depending on
the requirements, by switching to a different architecture configuration. Secondly,
ReHW also supports reusability mechanisms. An element in ReHW is activated
in an operation only when necessary. Configurable elements (CEs) can be set to
idle mode when not in use.
A real-time reconfigurable or adaptive mechanism is another major advan-
tage of ReHW. Adaptability is achieved by dynamic monitoring of a continuously
changing environment. Additionally, a control mechanism is required to evaluate
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responses to the dynamic changes.
The efficiency of an operation can also be increased depending upon its appli-
cation. In these cases, the time to perform a task can be changed according to the
complexity of an algorithm. Another aspect of reconfiguration is cell granularity,
in which power consumption can be scaled to a minimum usage. With ReHW,
speed and power trade-off can also be optimised.
The performance of ReHW can be improved when necessary. In remote areas
and unmanned operations, reconfiguration becomes important to increase the ro-
bustness and to ensure a fault-tolerant device. At the early stage of the design,
reconfigurability aids the engineers to speed up the time-to-market and enable
rapid prototyping.
2.3.3 Configuration Approaches
Configuration technique is an important aspect in ReHW. The architecture of
ReHW consists of different CEs depending on the different reconfiguration layers.
This architecture relies on external control signals as configuration information.
2.3.3.1 Level of configuration
The configuration can be implemented at different abstraction levels, such as
algorithmic (system), architecture, circuit, or parameter layer, as each layer has
a different complexity.
Instead of an arrangement of a standard granular CE of the same functionality,
ReHW can also consist of sets of pre-defined architectures, as shown in Fig. 2.2(a).
Normally, each architecture performs a different kind of function. The external
control signal determines the selection. In some cases, the architectures can be in
different topologies, but offer similar functionality. These hardware redundancies
can be used as back-ups in error-prone conditions, or are used to adapt to different
constraints, particularly in unmanned operations and remote area applications.
In the analog domain, ReHW normally consists of configurable circuits (Fig.





























Figure 2.2: ReHW with architectural and circuit configurations
2.2(b)) or tuneable circuits (Fig. 2.3(a)). Architecture with configurable cir-
cuits programs the pre-defined modules, such as amplifiers and current sources,
to perform specific functions. Meanwhile, architecture with programmable circuits
normally tunes parameter values. An example of this approach is changing ca-
pacitors’ or current sources’ values. With different combinations of architecture,
circuit, and parameter reconfiguration (Fig. 2.3(b)), algorithms at the system


































Figure 2.3: ReHW at parametric and algorithmic configurations
2.3.3.2 Methods
A common approach to the ReHW utilises configuration switches [18]. An ex-
ample of this approach is in FPGAs, when the clustered logic blocks (CLBs) are
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configured by using a switches matrix, as shown in Fig. 2.4(a). In this case, control
signals contain information regarding which switches need to be activated. Nor-
mally, this approach is implemented in the digital domain, where control signals
contain binary bit strings of programmable information.
Another approach is to set a reference value and allow the circuit to configure
the device automatically. An example of this approach is implemented in the
analog domain. As seen in Fig. 2.4(b), the source resistor RS sets the source
voltage of the CMOS transistor. If the current flowing through the channel IC
is increased by δIC , then the gate-source voltage VGS is also increased by δVGS.
However, the voltage drop around RS also increases, pushing the source voltage









(a) FPGA (b) Common-source amplifier with source de-
generation
Figure 2.4: Examples of configurable approaches
2.3.4 Application of ReHW System Design
With its benefits, ReHW has become the backbone for a wide range of applica-
tions, such as software-defined radio, medical imaging, networking, encryption,
scientific data acquisition, spacecraft, robotics, automotive, imaging, and mul-
timedia [17]. In these applications, ReHW has improved solutions on time-to-
market, design cost, fault-tolerant, and computation. Similarly, certain issues on
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performance, power-and-speed trade-off, resource sharing, adaptability, area foot-
print, and remote-area operation have been resolved using this reconfiguration
technology.
Applications of ReHW, such as RC [19], use the reconfigurability technique
to speed up its complex processing with parallelism. Meanwhile, reconfigurable
digital circuits such as fault-tolerant devices [20, 21], help tackle problems due to
cosmic rays from outer space. Furthermore, reconfigurable analog circuits like
ReADCs are used in wireless communication [22] and wireless sensor networks
[23]. Future mobile communication frameworks, such as SDR, have also been
constructed with reconfigurable technology [24,25].
2.3.5 Adaptive Hardware System
ReHW can be either configured off-the-shelf (offline) or on-the-fly (online) [26].
When ReHW is configured offline, the reconfigurable instruction is loaded to pro-
gram the architecture before it is implemented in a system. When a different
function is desired, a new configuration instruction is loaded while the system
is not operating to avoid any interruption. However, this kind of reconfigurable
mechanism does not respond to the sudden change of interference or environment.
To allow a reconfigurable system to react with its surroundings, a real-time
or adaptive mechanism is used. This online reconfiguration changes its operation
according to sets of rules, references, specifications, or predefined functions. The
system is also capable of learning and observing changes by comparing the results
of the current state with the previous state or the stored references. Therefore,
this dynamic approach may be defined as a ‘learning system’.
However, real-time ReHW or adaptive hardware (AHW) has to deal with
certain reconfigurability issues, which are less critical in the offline ReHW im-
plementation. For AHW, an additional circuit area is necessary to accommodate
references and system observations. Similarly, adaptability requires headroom in
terms of power and area for controlling the programmable devices.
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The architectural difference in AHW is the requirement of an additional con-
troller unit as a part of the system configuration, apart from the normal ReHW
architecture (Fig. 2.5). This control unit is used to sense or detect, evaluate, and
decide on the ReHW configuration [17]. In detail, a typical reconfigurable archi-
tecture consists of the main CEs, memory elements (MEs), and a control unit.
It also includes buffers and interconnects as part of the reconfigurable processing
unit, as described in [26].
In some applications, the monitoring process is operated at the software level,
in which the controller unit is implemented on a PC. Since implementing the
controller at the software level takes a longer data path than in hardware, the re-
sponse of such an application is normally slower. Moreover, the power introduced
by the controller part is higher than the reconfigurable device itself, by assuming




























Figure 2.5: Architecture of adaptive hardware
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AHW uses the feedback concept to attain the required functionality. A switch-
ing circuit is used, where the control information contains switching data for recon-
figuration. Similar to the ReHW methodology discussed in Section 2.3.3, AHW
uses configuration or selection switches to re-program, re-use, and re-route the
system, as shown with an example of configuring from ‘A’ to ‘B’ in Fig. 2.6.
Firstly, the controller measures the output signal. Then, the data is evaluated
to obtain specific information regarding the configuration. The output of the
process is compared with reference values or functions stored in memory cells. As
a result, the controller sends control signals to the reconfigurable architecture.
The control signals contain information to trigger the switching arrays to ‘ON’
and ‘OFF’. While in digital applications, configuring the switches does not affect
the function; in analog applications, the switches should not leak any current due
to switching to avoid system malfunctions.
A
B
(a) Switching route 1
A
B
(b) Switching route 2
Figure 2.6: Examples of switching and re-routing
2.3.6 Design Challenges and Reconfigurability Issues
To implement AHW successfully in a system, designers face reconfigurability chal-
lenges at different design stages. Choice of application, design process and tools,
configuration methods, and system implementation all have different issues that
need to be considered. Typical hardware design issues are performance trade-offs,
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circuit immunity either from noises or faults, reliability of the design, design for
manufacturability, chip form factor and area, and implementation cost.
Although ReHW has been implemented in a wide area of applications, vari-
ous design issues must be taken into consideration before the hardware is devel-
oped. While ReHW has advantages in flexibility, reusability, and performance
improvement, the issue of overhead may limit the realisation of this technology.
Furthermore, in an adaptive implementation, circuit response is critical since it
determines the adaptability of the hardware to the dynamically changing envi-
ronment. Similarly, interoperability of wireless standards has become one of the
most important challenges in the design of current and future reconfigurable ar-
chitectures for wireless systems [27].
In summary, ReHW is important for electronic system designs due to its many
advantages. With portable devices currently dominating the market, the re-
quirement to stretch trade-offs between speed, power, performance, reusability,
flexibility, granularity, and computation efficiency becomes crucial. The recon-
figurable approach is not only helpful during the design stage, but may help to
solve many post-production problems and enhance the dynamic behaviour of a
system. Undoubtedly, ReHW is a strong contender to solve multiple applications
and multi-mode operations problems for portable devices. However, designing a
reconfigurable system introduces additional design issues that should be examined
carefully and rigorously before such a system can be implemented successfully.
2.4 Wireless Technology
According to the International Telecommunication Union’s (ITU) statistic re-
leased in 2010 and depicted in Fig. 2.7, the number of mobile users has grown
drastically in the last decade [28]. From just under one billion at the beginning
of 2000, the mobile phone market soared to exceed five billion users in 2010.
Similarly, the penetration of mobile users per 100 inhabitants has also doubled
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every four years for the last eight years. This increasing demand requires room
for improvements in terms of costs (i.e., development, production, maintenance,





















































Source:  ITU World Telecommunication /ICT Indicators database
Global mobile cellular subscriptions, total and 
per 100 inhabitants, 2000-2010
Figure 2.7: Global penetration of mobile users
Since the invention of the first mobile phone, the world of wireless communica-
tion has developed very fast, with a bright future predicted. For each generation,
new technology has been adapted to improve its performance. Starting with a
full analog operation, followed by enhancement with digital operation, wireless
products link people together and close the gaps.
Wireless protocols have also experienced major rework. UMTS, the release
of 3G system standard, is implemented to encounter problems from the previous
generation. A new wireless technique has been adapted to this system. Code
division multiple access (CDMA), a currently popular multiple-access type, is
selected to be the core function of the UMTS . It has the advantage of higher user
density inside a cell compared with the previous wireless generations. It has also
gained attention due to its low-power consumption, leading to many advantages.
UMTS is one of the five members of the international mobile telecommu-
nication 2000 (IMT-2000) family of standards, which relies on the use of spread
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spectrum technology as its main operational core. Focusing on better QoS, UMTS
has many advantages over the well-known global system for mobile communica-
tions (GSM) and enhanced data rates for GSM evolution (EDGE) technologies in
terms of power consumption, user density per cell, maximum data transfer, very
low probability of interrupts, and excellent channel diversity [29, 30]. It also has
the potential for adaptation to other new standards worldwide.
There are many choices for the transceiver front-end. Despite the fact that
many different transceiver modules can be used, the choice should be simple and
easy to implement. The selection of the transceiver architecture for UMTS can
also influence the overall performance. From the wide variety of choices, the
design requirements of low-power consumption and chip size have become the main
constraints. Radio frequency (RF) front-end designer choices are usually towards
a simple architecture for easy implementation; yet, it retains its performance.
Furthermore, since the complete transceiver consists of several building blocks,
any sensitive block should be identified and isolated from other noisy parts. This
will ensure the correct operation of the system.
2.4.1 Universal Mobile Telecommunication System (UMTS)
UMTS is developed based on a global multimedia mobility (GMM) system archi-
tecture family, which supports flexible and integrated high-speed access for mobile
communication [31]. This 3G telecommunication system is based on WCDMA as
the radio interface [30], as WCDMA is characterised by the use of a wider band-
width than the normal CDMA. Its spectrum is 3.84 MHz wide and supports
two signal components: in-phase I and quadrature Q with chip rate Rc of 1.92
Megachips per second (Mcps) each.
2.4.2 UMTS Frequency Band and Operation
The UMTS frequency division duplex (UMTS/FDD) mode is one of five standards
within the IMT-2000 family concept adopted and agreed upon at the end of 1990
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Table 2.1: Frequency assignments for UMTS
Frequency Allocation (MHz)
Uplink Frequency 1920− 1980
Downlink Frequency 2110− 2170
Tx – Rx FDD Separation 190
Rx / Tx Channel Width 60
Rx / Tx Channel Spacing 5
[32]. The other four family members are categorised as multi-carrier (MC), time-
code (TC), single-carrier (SC), and frequency-time (FT). UMTS is driven by direct
sequence CDMA (DS-CDMA). Orthogonal codes [33] are used in DS-CDMA, and
the orthogonal Walsh code [34] is the most widely implemented.
In Europe, IMT-2000 allocates frequencies of 1900 to 1980MHz for the UMTS
transmitting channel and 2110 MHz to 2170 MHz for the receiving channel with
190 MHz for UMTS/FDD channel spacing [30]. A transmitting channel band-
width of 60 MHz is chosen, starting from 1920 MHz. Although the upconverted
data bandwidth is actually 3.84 MHz, 5 MHz channel spacing is reserved for
the receiver (Rx) and transmitter (Tx) bandwidth, giving an extra 23.2% for the
guard band. Therefore, the total 60 MHz bandwidth for the transmitter and
receiver results in 12 selective channels. Table 2.1 presents a summary of the
frequency allocation.
The channel spacing of 5 MHz contains the chip rate Rc of 3.84 Mcps band-
width. This rate is modulated with quadrature phase shift keying (QPSK) and
is filtered with a root-raised cosine (RRC) filter with a roll-off factor of 0.22. It
carries approximately 99% of the total power of the channel.
The RRC channel filter defines the shape of the transmitted data. The channel
is tuned to the specific frequency by using frequency synthesiser consisting of a
phase lock loop (PLL). The locked signal is then downconverted at the RF front-
end and demodulated at the back-end (reverse processes for transmitting signal).
This analog signal is transformed subsequently into the digital domain for data
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processing.
2.4.3 Zero-IF Receiver for UMTS Application
Recently, Zero-IF or a direct-conversion transceiver has become the focus of UMTS
applications. Even though its principle and architecture has been known for a long
time, the problem of DC offset and local oscillator (LO) leakage has prevented its
realisation earlier than expected. The principle of Zero-IF, which is also known
as homodyne receiver, is depicted in Fig 2.8. The wanted signal at the antenna is
converted directly to the audio frequency using a local oscillator, without the need
for an intermediate frequency (IF). Therefore, high DC components heavily distort
the signal. This is one of the main challenges for Zero-IF implementation. Other
problems are I-Q mismatch, channel selection, even-order distortion, and flicker
noise 1/f . Only recently, with numerous researches focusing on these aspects, has
this architecture been successfully realised.
Despite of all these drawbacks, the advantages of Zero-IF receiver are more
significant. It is the obvious choice compared with other architectures, as its
simple topology requires less functional blocks. The bulky and expensive surface
acoustic wave (SAW) and image filters are rendered unnecessary. From the mobile
communication perspective, Zero-IF is perhaps the best architecture in terms of
being compact and small. This is suitable for single RF chip solutions since
it allows better monolithic integration. Therefore, this advantage is the leading
factor for lightweight, high performance, and mass volume production of RF front-
end chips for mobile phones.
A popular topology for the UMTS/FDD mobile station (MS), or ‘mobile
phone’, is the Zero-IF architecture, since it requires less analog blocks for the
down-conversion [35]. Its small footprint indicates that less circuit area is occu-
pied, which is suitable for portable devices. Moreover, a small circuit area may
lead to lower power consumption.
A user channel bandwidth of 3.84 MHz is split into two components: I and
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Q signals, respectively. Both I and Q carry 1.92 Mcps in 2.5 MHz bandwidth,
half the single channel bandwidth. The I-channel consists of data bits while the





Figure 2.8: Principle of the Zero-IF receiver
Figure 2.9 illustrates the topology of the Zero-IF receiver. A high frequency
analog bandpass filter is used to select a specific bandwidth and reject other fre-
quencies. An LNA amplifies the received UMTS signals. The amplified signal is
then coupled into two downconversion paths. One part is multiplied with cosine
signal and the other with sine signal. The conversion result then contains similar
frequency components as the original signal. Channel filters are included to block
any unwanted components other than the desired channel. A voltage gain am-
plifier (VGA) is used to adjust the signal amplitude suitable for the digitisation




























Figure 2.9: I-Q direct downconversion (Zero-IF) receiver topology
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2.5 Analog-to-Digital Converter (ADC)
The digital domain enjoys the benefits of digital signal processing, including data
protection, encryption, enhancement, storage, and management that can be per-
formed with ease. Therefore, there is a need to convert analog signals into the
digital domain to use the advantages of the digital signal processing.
An ADC is a very important module in the modern electronics device [5]. In
fact, it is unavoidable in the current digital era. It is the heart of digital signal
processing, as the manipulation of the desired signals is much easier and powerful
than in the analog domain. The ADC, the interface between the two domains,
takes an analog sample and converts it into a string of the digital output. This
output is then fed through into the digital circuitry for further processing. The
length of this output string for each sample, also called ADC’s wordlength, is
dependent on the ADC resolution, N . As N increases, the precision of the analog
amplitude represented by a digital bit string will be closer to the original source.
In general, the ADC architecture composes of three stages: sampling, quan-
tisation, and coding, as shown in Fig. 2.10 [37]. In the sampling process, the
incoming analog signal is sampled (i.e., analog amplitude is read periodically) at
a fixed time interval. Normally, sampling is done together with a ‘hold’ circuit.
This part ensures the digitisation process of the current sample is completed before
the next sample reading. The sampled signal is then quantised in a ladder step.
The ladder can either be linear or nonlinear steps. Each step will correspond to
specific digital code. Since there is a variation between continuous analog signal
and quantised ladder, an error exists, known as the quantisation error Qε, and
it needs to be as small as possible. As N increases, the ladder steps will also
increase. Consequently, the accuracy will improve with the ladder steps, which
represents N . The final stage of digitisation is the coding, which is the mapping
of the sampled analog signal amplitude to the digital word corresponding to each
ladder step. The analogue signal that is similar to the amplitude of ladder curve
will be coding directly. Otherwise, any analog signal not intercepted with this
2.5. Analog-to-Digital Converter (ADC) 29
curve will be mapped to the nearest ladder digit.
CoderQuantizerSampler
xa(t) x(n) xq(n) B = 00101101…..





Figure 2.10: General ADC operation
An ADC is a kind of a ‘passive’ device that represents time-sampling analog
signals as equivalent to the digital wordlength N . In this case, the ADC does
not alter any information carried by the signal in the analog domain, but instead
transforms the information into the digital wordlength. An Nmin value determines
the minimum detectable signal in the presence of noise. The smallest resolution





where VFS is the full-scale voltage range at the ADC input. The digital output
of an ADC is determined by the sampled analog signal at the corresponding
conversion. An N -bit ADC will have 2N output levels. Each sample is compared
with the nearest quantisation level. In this case, each level is assigned a specific
code of N -bit length, where all zeros (000 . . . 00) is the lowest level and all ones
(111 . . . 11) is the highest level. The range between the lowest and the highest
levels is known as full-scale (FS) range.
2.5.1 Applications and Architectural Choices
Since digital processing offers many advantages and performs better than analog
processing, the demand for ADCs has grown rapidly in the electronics industry.
However, the requirements are not the same and differ from one application to
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another. Therefore, ADCs are selected according to specifications and application.
Generally, an ADC is categorised based on design and architecture. Two main
important criteria of selection are: i) the speed of conversion determined by fs,
and ii) the accuracy of the digital bit string represented by N . The performance
of ADC is a compromise of these two parameters. Both N and fs also determine
the ADC topology, how they are used, and the complexity of the architecture.
To date, researchers have proposed a number of ADC architectures. In cer-
tain applications, response time and hence, the speed are important. Meanwhile,
for other uses, resolution and accuracy are the main interests. High-resolution
ADCs occupy the circuit footprint of a larger area than the low-resolution ADCs.
Similarly, increasing fs will result in higher power consumption and circuit com-
plexity. In precision measurement and sensor conditioning, high-resolution ADCs
are required [38]. Pressure and temperature sensors are examples of which signal
remains unchanged for prolonged periods, with a brief burst of significant activity,
and hence required low fs. Meanwhile, high-speed and medium-resolution ADCs
are used widely in wireless applications and consumer electronics [39].
Available ADC architectures are categorised in two major groups: Nyquist
or Oversampling ADCs [4]. Here, the architectures are differentiated in terms
of precision (N) and speed (fs). The variation of the precision-speed curve, as
presented in [40] and highlighted in Fig. 2.11, demonstrates the selected ADC
architectures.
Nyquist type converters operate at specific N and fs. An integrating con-
verter for instance, is precise but has to be sacrificed for speed. Meanwhile, flash
and pipeline converters are mainly used for very high-speed systems but provide
lower resolution. The successive approximation (SAR) ADC provides a balance
between N and fs and are categorised as medium converters. This resolution-
speed tradeoff is considered because of its limited power consumption, size and
precision, especially for portable devices. In theory, high-speed ADC can still be
developed with high resolution. However, the architecture size will be very large
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Figure 2.11: ADC types and choices: resolution vs. sampling-rate
In contrast, an oversampling or Sigma-Delta (Σ∆) type converter requires
much faster and very high clock speeds to convert the input signal. In this case, it
is typically 20 to 512 times faster [4]. The main advantage of such a converter is
that it relaxes the demand of a high-resolution digital-to-analog converter (DAC),
which converts the digital signal into analog form. In an ADC, the DAC is used in
a feedback path to stabilise the converted signal, as well as to convert the analog
signal accurately.
2.5.2 General Subcircuits in ADC Architecture
In system level design, the whole architecture may be divided into several func-
tional subcircuits. The most common blocks for the ADC are the current source,
sample and hold (SH) circuit, operational amplifier, comparator, and DAC. Cir-
cuit design techniques influence the performance of CMOS ADCs and this is
discussed in detail in [41].
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2.5.2.1 Current Source, Current Sink and Current Mirror
Current source and current sink are used widely in integrated circuit (IC) design.
Both possess an identical operation except that a current source is used to draw
current from a p-channel MOS (PMOS) transistor, whilst a current sink is used
to supply current to an n-channel MOS (NMOS) transistor [37]. The method of
using current sources and current sinks is the art of biasing in an IC design and
pushes the transistor into operation.
The other most useful basic building block for the IC design is the current
mirror. It uses the original idea of current source or current sink; however, it is
applied with a transistor to form a self-biased circuit and a tunable current-driven
circuit. The principle of operation is simple: if the gate-source potential of two
identical CMOS transistors is equal, then the channel currents should be equal.
2.5.2.2 Sample and Hold Circuit
In the previous description, the sample-and-hold (SH) circuit is identified as the
first stage of digitisation. It is used to sample an incoming analog signal and holds
it until the conversion process is completed. To increase the dynamic range, it is
designed in the differential pair input. SH is built from several sub-blocks. Fully
differential amplifiers are used at the input stage. Meanwhile, a complementary
switch samples the input data for every edge-triggered clock frequency. Capacitors
are used to store the sampled signal for the duration of quantisation and coding.
For the output stage, a high-impedance unity-gain buffer is used. The buffer is
built from a common-source amplifier. This configuration is not only suitable for
low speed application but is also capable of handling high-speed while keeping its
supply voltage low [42].
2.5.2.3 Operational Amplifier
The operational amplifier, or opamp, is another important building block that can
be found in most electronic circuits. The details of a CMOS opamp design is dis-
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cussed in [43]. Basically, it is developed from a selection of single stage amplifier
configurations: common-gate, common-source, or common collector amplifier cir-
cuits. In CMOS, several performance objectives for opamps have been outlined.
Gain is an important measure for the opamp: either open loop or closed loop
gain. The gain can be either voltage or current. DC offset, DC biasing, and the
power supply rejection ratio (PSRR) are design considerations for good opamp
performance. Careful design will minimise noise from internal circuitry. Fre-
quency response, slew rate, and power dissipation are other important measures
for opamps. Meanwhile, circuit compensation is used to correct any performance
deviations.
The architecture of an opamp has a wide variety of uses, including topology
variations. The variation in circuit configuration reflects its performance. In
general, the demand for specific requirements stimulates the circuit innovations.
2.5.2.4 Comparator
A comparator performs digitisation of analog signal. The digital signal of an ADC
is given by the comparator output. This block compares two signals, incoming
analog input and a reference input, and produces a digital output of 1s and 0s
based on the comparison. If the signal input is larger than the reference signal,
the comparator gives a HIGH output (1). On the contrary, when the signal is
smaller than the reference signal, a LOW output (0) is generated [37].
Apparently, the comparator is based upon an extended opamp circuit, in which
the obvious topology has a two-stage differential input or a cascade of AC coupled
self-biased inverters. However, both of these topologies have problems of charge-
pumping and poor PSRR. To overcome this problem, the authors in [44] proposed
an architecture of fully differential variable supply comparator.
Often, the offset of comparators limits the resolution of ADCs [45]. A topology
of a chosen comparator is based upon design constraints and selected architecture
with offset compensation and optimisation. For the output stage, a source fol-
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lower is used together with latches for temporary storage. The authors in [46]
demonstrated a CMOS comparator for medium resolution ADC implementation
using an offset-cancelled amplifier to reduce input offset.
2.5.2.5 Digital-to-Analog Converter (DAC)
ADC uses DAC in its feedback path. In many ADCs, accuracy and precision of
the resolution rely strongly on the performance of the DAC; sometimes referred
to as a subDAC, since it is the integral part of the ADC. A basic diagram of the
DAC is shown in Fig. 2.12, in which a string of digital inputs is converted to a
continuous analog output signal.
Digital In
Analog Out
Figure 2.12: DAC block diagram
There are many DAC types available, ranging from decoder-based converter,
binary-scaled converter, thermometer-code converter to a hybrid converter [4].
Decoder-based architecture, such as a resistor string converter, requires large die
area and is not suitable for integrated circuit applications. Similarly, a hybrid
converter also integrates some resistor elements in its architecture. Thermometer-
code converter, on the other hand, requires many cycles (2N − 1) to convert the
N -bit string. Therefore, in moderate and fast integrated circuit applications, a
binary-scaled converter is more feasible since an array of CMOS current sources
can be used to implement high-speed current-steering DAC, as demonstrated in
[47].
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2.5.2.6 The Digital Circuit
A small part of an ADC consists of the digital circuit, for coding, error-correction,
calibration, output register, modulator, or decimation processes. A digital output
buffer is included to hold the data during transmission. The most common ADC
encoding schemes are straight-binary, offset-binary, and two’s complement [48].
The decoder is one factor that dominates the performance of a flash ADC [49].
Meanwhile, digital calibration and correction are used widely in a pipeline ADC to
improve its precision due to component linearity and mismatch [50,51]. Similarly,
a SAR ADC requires a digital register as a part of its operation with the addition
of digital calibration [52, 53]. Likewise, ∆Σ ADCs consist of digital modules of
modulator and decimation filter to operate [54,55].
2.5.3 Pipeline ADC
A pipeline ADC is used in a wide range of applications [40]. It is also a popular
choice for wireless applications [56] due to its advantage of high-speed operation
and its provides a sufficient range of resolution for such applications.
A single pipeline stage consists of sub-ADC and multiplying-DAC (MDAC),
as illustrated in Fig. 2.13(a). The MDAC, as shown in Fig. 2.13(b), comprises
of a SH, an amplifier, and switched-capacitor circuits [57]. In this case, a sin-
gle amplifier is used for sampling, holding, and multiplying stages, and different
switching configurations are applied for each stage. Usually, a 1.5-bit sub-ADC
is used, which uses two comparators to generate the 2-bit output, b0 and b1, for
each pipeline stage, as shown in Fig. 2.13(c). Meanwhile, a binary-scaled DAC
is used to convert the sub-ADC output into analog for residue calculation. Fig-
ure 2.13(d) presents this 1.5-bit sub-DAC, consisting of an amplifier and binary-
weighted switched-capacitor network.
The number of stages determines the N value of pipeline ADC, where each
stage effectively is equivalent to 1 bit. Each stage is cascaded together, as the first
stage is equivalent to the most significant bit (MSB) and the last stage is the least





















































Figure 2.13: Circuitry of pipeline stage
2.6 Low-Power Design
2.6.1 CMOS Process Technology
Digital circuit design is implemented in CMOS process technology because the
downscaling process ensures small footprint architecture. Previously, analog de-
signs widely used the bipolar process because of its better current gain. However,
due to high demand for low-power products and serious attention towards a single
chip solution, CMOS processes mostly dominate the current research activities of
analog circuit design.
The rapid development in CMOS downscaling is a healthy scenario for low-
power design. Deep submicron (DSM) technology reduces the magnitude of supply
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voltage and hence, is suitable for low-power devices. Due to its superior shrinking
size, system integration will ensure the dimension and product size is small and
lightweight, which is suitable for portable devices. As a precaution, the integration
has to take into account issues of performance, cost of design and manufacturing,
power consumption, and reliability. However, this downsizing process will come
to the end when it can no longer be reduced. The ultimate limit for downsizing
is equivalent to atom distances in the crystal lattice and is approximated to 0.3
nm [58].
Another related issue in CMOS is its technology characterisation for analog
circuit design. There are six fundamental characterisations to be considered: DC
behaviour, AC behaviour, linearity, matching, temperature dependence and noise
issue [59]. Each parameter contributes to circuit performance. Furthermore, there
is a trade-off between the parameters together with speed, gain, impedances,
power dissipation, and voltage issues. Thus, in realising a CMOS analog circuit
design, one must be aware of the existence of performance-dependent parameters
to design the module according to specifications accurately.
2.6.2 Circuit Design Approach
Low-power circuit designs are vital for portable devices and battery-operated ap-
plications. Apart from using a CMOS process that operates with a low voltage,
a circuit design approach also plays an important role. An obvious method is to
switch functional circuits ON and OFF according to the operation modes. In this
case, unused blocks are kept in idle mode when not in use.
Two other techniques can be applied in circuit design to keep the power supply
low: adaptive biasing and manipulation of the subthreshold region of CMOS
transistors.
In adaptive biasing, an input dependent bias current is used to reduce the
power consumption by having an extra precaution on mismatch effect and sta-
bility. The amplifier increases the bias current with the presence of input signal.
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Otherwise, the operation remains at a very low current [60]. Eventually, the use of
this dynamic amplifier approach will increase the slew-rate of the amplifier. Like-
wise, an ultralow-power design can also be achieved with the self-biased current
source (SBCS) that easily be reused [61].
The operation of the transistor in the sub-threshold region introduces another
choice for low-power design. This eliminates the requirement of a threshold voltage
VTH necessary for the transistor to operate in the saturation region as in the
normal CMOS design approach. The authors in [62] and [63] demonstrated the
use of sub-threshold region in designing a low-power amplifier. These included
manipulation of transistor operation in weak and strong inversion.
The current source is the most important element in integrated circuit design
and is applied widely to bias the circuit. Therefore, it is equally important to apply
a low-voltage CMOS current source in ADC design to minimise consumption, as
implemented in [64].
2.7 Power Evaluation for ADC
2.7.1 Overview
Power consumption has become a critical issue in a battery-operated wireless de-
vice. Since batteries must be small and light to reduce the total weight of devices,
current consumption must also be limited. Designing an electronic system for
wireless is a tedious task. It involves multiple disciplines, expertise and knowl-
edge, such as analog, digital, radio-frequency, communication, and so on, as well
as different design layers, such as physical, datalink, and networks. There are
also various wireless applications, such as communication, sensors, multimedia,
and medical. Since the scope is very wide, it is critical to estimate the power
consumption of a device at a system level to optimise power usage and assists the
design process simultaneously.
ADC consists of several operational blocks, such as comparator, amplifier,
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DAC, SH, and CMOS switches. The arrangement of these blocks is according to
specific topology. In Nyquist ADC selection, the commonly used architectures are
flash, pipeline and SAR, algorithmic, and cyclic ADCs. In each topology, a digital
unit is also required for calibration, coding, or as an output buffer.
2.7.2 Power Consumption of ADC
Power consumption of a fixed or conventional ADC can be estimated both at the
system and circuit levels. At the system level, only the ADC information of N and
fs are necessary. In this case, the power consumption is evaluated based upon N
and/or fs of an ADC. With more detailed information of circuit design parameters
such as supply voltage Vdd , amplifier gain Av , CMOS minimum channel length
Lmin and bias current Ibias, a better estimation may be obtained at the circuit
level.
2.7.2.1 System Level Estimation
Power consumption of an ADC is limited by technology scaling and its internal
analog sub-circuits, including circuit optimisation [5, 65]. In general, the power
consumption of an ADC is estimated by (2.2) and (2.3); the graph of the power












, where k is the Boltzmann’s constant, TK is absolute temperature
in Kelvin, N is the ADC resolution, and ts is the sampling interval.
According to (2.2) and (2.3), low fs and a minimum value of N reduce the
power consumption of an ADC (PADC). In this case, PADC is directly proportional
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to fs and varies logarithmically with N . Applications that use ADC at low N
might show small power changes. However, PADC is significant when high N is
required.
As estimated by the authors in [67, 68], the total power consumption of an
ADC for CMOS Nyquist-rate high-speed ADCs yields
Pestimate =
V 2dd.Lmin.(fs + fsig)
10−0.1525.ENOB+4.838
W (2.4)
where fsig is the signal frequency, and ENOB is the effective number of bits.
Figure 2.14: ADC power consumption for different fs and variable N values [66].
2.7.2.2 Circuit Level Estimation
Without detailed knowledge of the circuits and by considering analog design pa-







.Veff .Vdd.Lmin.fs W (2.5)
with Veff = VGS − VTH , where VGS is the voltage between the gate and source
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of a CMOS transistor and VTH is the threshold voltage. Here, kα is a coefficient
according to specific analog circuits, such as SH, comparator, gain amplifier, etc.
In both equations (2.3) and (2.5), the power consumption is proportional to fs.
In (2.3), k and TK are constants whereas in (2.5), Veff , Vdd, Lmin, Av, and kα are
optimised at the circuit level. Thus, by varying fs at the system level, the power
consumption will also change.
In summary, according to [69], the power consumption of an ADC at the circuit





where ρ, σ, and η vary for different building blocks.
By considering circuit elements, Table 2.2 summarises the power approxima-
tion for the most used ADC types, such as flash, pipeline, SAR, and Σ∆ according
to [69].
2.8 Design Flow
The design flow, as depicted in Fig. 2.15, describes the design process adopted in
this thesis. In this work, the design starts with studying the standard document
specification and continues up to the place and route (PNR) stage. Firstly, the spe-
cific requirement for the ADC parameters is obtained from standard UMTS/FDD
documentation. Subsequently, a specific ADC topology is selected. The behaviour
of the ADC is observed to introduce a suitable reconfigurable mechanism.
MATLAB simulation is used to validate the proof of concept of the proposed
adaptive algorithm. At this stage, various conditions and solutions can be tested
extensively since the algorithm can be modified and verified quickly. Once a spe-
cific solution is achieved, test-benches are created to assist hardware verification
























































































































































































































































throughout the design flow. It is important to use these ‘standard’ test-benches
to ensure correct performance at each design stage.
The successfully verified algorithm is then coded by Verilog hardware language
and simulated using Verilog XL form Cadence Design System.
Hardware coding is mapped into a technology dependent library using the
Synopsys Design Compiler once the coding is verified. In this work, a technology
library of 0.18µm from UMC is used. The gate level synthesis file is then verified
using the standard test-benches generated from MATLAB. At this stage, the
switching activity interchange format (SAIF) file is extracted. This file is used
by the Power Compiler to calculate the power consumption after post-synthesis
simulation.
The post-synthesis gate level evaluation gives good power estimation. How-
ever, this estimation is based on wire load models provided by the technology
library. Post-layout power evaluation is necessary for a more accurate estimation.
In this case, more accurate interconnect capacitance is extracted from the layout.
An automatic PNR tool, Silicon Ensemble, is used to obtain the layout file.
Power consumption can be monitored at different design stages, either after
synthesis or after PNR. Throughout the design process, different architecture and
circuit configurations are tested until the desired performance is reached. For
fast comparison between solutions, post-synthesis power estimation is sufficient.
At the final stage of the design, when more accurate results are required, the
post-layout power estimation is used.
2.9 Summary
In summary, ReHW is important for electronic system designs due to its many
advantages. With portable devices dominating the market, the requirement to
stretch trade-offs between speed, power, performance, reusability, flexibility, gran-
ularity and computation efficiency becomes crucial. The reconfigurable approach
is not only helpful during the design stage but could overcome many post-production
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Figure 2.15: Design flow for hardware implementation, verification and power
evaluation
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problems and therefore enhance the dynamic behaviour of a system. Undoubt-
edly, ReHW is a strong contender to solve multiple applications and multi-mode
operation problems for portable devices. However, designing a reconfigurable sys-
tem introduces additional design issues that should be examined carefully and
rigorously before such a system can be implemented successfully.
Recent advancement in wireless technology has enabled high data-rate trans-
mission and improved QoS. Meanwhile, the selection of transceiver topology is
highly influential to the performance of wireless devices. Current trends in elec-
tronics are targeting compact and low-power implementations. Hence, apart from
using improved circuit techniques, the choice of transceiver topology for wireless
devices is equally important.
Data conversion is the crucial interface between the real and digital world pro-
cessing system. ADC is a key conversion device used at the interface between
analog and digital domains. In modern digital systems, ADC is essential. For
wireless communication, designers of ADCs, especially for the Nyquist-rate con-
verter, are facing critical challenges in N and fs. As the frequency increases,
dynamic range requirements also increase.
It is important to study the building blocks in ADC architecture, to understand
their operations, and to classify the factors that affect the ADC performances.
Once the contributing factors have been identified, improved circuit techniques
can be implemented.
Power consumption issue of an ADC is very significant for battery-operated
applications and portable wireless devices. It is important to draw only small
amount of power from the supply to prolong battery lifespan. The device lifetime
could also be extended by keeping the heat dissipated by the module as low as
possible since highly dissipated power can overheat the device. To move towards
a green environment, it is crucial to reduce the power consumption of electronic
devices. It is also equally crucial to continuously improve the performance of the
devices and simultaneously keeping the power consumption at a minimum.
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The next chapter will discuss the existing research works on ReADC as a new
technique to increase adaptability and the performance of the converters for future
wireless applications.
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3.1 Introduction
With an increasing need for low-power schemes in green technologies, engineers
have turned to reconfigurable design methodologies. An ADC, the most common
unit in modern digital devices, has become a target module for adaptively varying
its N and fs. This has led to the scaling of its energy consumption to reduce
power intake.
Extensive research work on algorithm, circuit design, analysis, and prototyping
on ReADCs has been carried out in the last decade. This chapter will review the
development of ReADC research, especially regarding the aspect of applications
and architectural topologies. Configuration methods are also discussed. Specific
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attention to the development and the state-of-the-art of ReADCs for wireless
communication and mobile devices is also included. Particular emphasis on the
adaptive controllers for the ReADCs will be given.
3.2 Review of ReADC Architectures and Appli-
cations
In this section, a review on the previous research studies regarding architectural
ReADCs and their applications is provided. Recently, there have been a few
research studies on ReADCs. These works include design, development, and pro-
totyping of ReADCs in various applications, architectural topologies, and process
technologies.
Each of these processes requires different approaches and architectural con-
figurations. Nevertheless, research in this field is quite new and hence published
research papers are still limited. Therefore, there is room for the exploration of
different architectures, circuit configurations, reconfigurable approaches, design
methodologies, and strategies. In addition, applications, design environments,
and implementations of ReADCs offer many design improvements.
In 1996, the development of ReADC was implemented using the FPAA module
[70]. In this study, different circuit configurations were achieved between ADC,
DAC, and SH circuits. A complete work comprising FPAA and digital controller
using FPGA was subsequently discussed in [71]. This work was the first attempt
on ReADC development. The authors emphasised the concept of reconfigurable
methodology and the developed module was not specified to any application. The
latest development of ReADC implemented using FPAA is reported in [72]. This
architecture is based on continuous-time Σ∆ architecture developed using 90nm
technology. The architecture consists of a hexagonal structure FPAA to configure
the filters.
ReADCs based on Σ∆ [73], pipeline [74], flash [75], hybrid pipeline-Σ∆ [76],
3.2. Review of ReADC Architectures and Applications 49
and hybrid flash-SAR [77] for general application are also reported.
An interesting study on ReADC architecture expressed three configuration
methods: architectures, parameters, and bandwidth reconfigurations [78]. In ar-
chitecture configuration, the proposed method was able to switch between two
different topologies: pipeline and Σ∆. For fast applications, the pipeline con-
verter was used, while Σ∆ was selected for high resolution. These architectures
were not completely different in terms of their functional sub-blocks. Both topolo-
gies shared common circuits, such as comparator and DAC. The difference was
only a few subcircuits, such as the integrator, that was used in Σ∆ configuration
but not in the pipeline mode. Each architecture could also change its behaviour.
For example, the pipeline converter could change its length of the pipeline ar-
rays. In Σ∆ mode, the oversampling ratio (OSR) could be varied for different
resolution levels. For both architectures, the size of capacitor could be changed
for fine-tuning of N . Thirdly, PLL was used to measure the input bandwidth and
changing the biased current to optimise power usage according to the different
operation modes. When a higher resolution mode was needed, more bias current
would be drawn into the circuit.
For mixed-signal applications, a ReADC of hybrid pipeline, cyclic, and time-
interleaved was proposed in [79]. With a similar concept to [70], granular FPAA
was used as the architecture base to achieve reconfigurable resolution (reN). Mean-
while, a pipeline ReADC with reconfigurable sampling-rate (reFs) for same appli-
cation was discussed in [80].
A flash ReADC was presented in [81] for the digital servo application. The
proposed converter was targeted for digital read channel applications, and N was
changed between 6 bits and 7 bits to achieve fast and slow operational modes.
Another proposed architecture was the two-mode ADC reconfiguration de-
sign [81]. The converter could operate in fast, low-N mode flash-like ADCs and
in slow and high N using interpolating latches. Meanwhile, due to their high
precision requirement, SAR and algorithmic ADCs are still used commonly in
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sensor applications. Reconfigurable SAR ADCs for sensor networks with different
N [82] and fs values [83, 84] were reported. For miniaturised and autonomous
sensor applications, a hybrid algorithmic-Σ∆ sensor was presented in [85]. Quite
recently, a reconfigurable flash was developed for image-sensor applications tar-
geting low-power electronics [86].
Meanwhile, for smart sensor and data acquisition implementations, ReADCs
based on pulse width modulation (PWM) were developed [87]. The modules
used a micro-controller/PC to program the ADC digitally to encounter various
transducer nonlinearities.
For mechatronic applications, the authors in [88] proposed a Σ∆ ReADC. The
converter was implemented in Xilinx Virtex4 FPGA, and its filter configuration
can be altered. Real-time application, however, was limited due to its complex
specification.
Biomedical applications, including bio-acquisition systems and electroneurog-
raphy have also become interesting areas of research for ReADCs. Converters
based on Σ∆ [89], pipeline [90], and SAR [91] have all been developed. ReADCs
can also be used in fault-tolerant and testing applications [92]. Meanwhile, to
reduce power consumption in multimedia applications, such as high definition
television (HDTV) and standard definition television (SDTV), a pipeline ReADC
with variable fs was presented in [93].
In wireline applications, which require fast data rates up to the gigahertz
(GHz) range, a time-interleaved ReADC has recently been developed; it uses an
externally-driven periodic signal to configure the ADC’s counter [94].
A model of voice-codec mixed signal front-end transmission was described us-
ing a microphone, ADC, digital signal processor (DSP), DAC and speaker in [95].
A Σ∆ modulator was used with an oversampling ratio of 512. The circuit was de-
signed using a 0.18 µm digital CMOS process supplied at 1.8µm/3.3V . A ReADC
stage was implemented both in analog and digital blocks, taking advantage of the
half-duplex operation and reducing the total area and power consumption.
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Circuit switching is a widely used method for ReADC in the mentioned liter-
ature. A switched-capacitor (SC) circuit is implemented to change: (1) architec-
ture, (2) routing, (3) circuit selection and behaviour, and (4) parameters values
that use reconfiguration data.
3.3 Review of ReADCs for Wireless Communi-
cation
Wireless technology is computationally intensive and requires flexibility [96]. For
portable mobile devices, a flexible design scheme helps to speed up the time-
to-market during the design phase and manage hardware resources and energy
utilisation during operation. However, reconfigurability issues are one of most












Figure 3.1: Wireless receiver front-end with ReADC
Figure 3.1 illustrates the possible use of a ReADC in the wireless receiver
front-end. The adaptive system, which is a closed-loop configuration, consists
of a configurable ADC unit, a digital processing unit, and a control unit. The
output of the ADC is being processed and measured continuously. The output of
the measurement system is fed through a controller unit to decide on the changes.
In most cases, the controller unit consists of memory cells that compare the output
of measurement unit and the desired values. Later, the control unit re-routes the
switches inside the ReADC according to the desired conditions. In general, the
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configuration of the ReADC involves two main parameters, N and fs, and both
parameters can either be increased or decreased.
To date, several researchers have worked on ReADCs design at the system
level [97], architectural level [98], or circuit level [99]. For wireless communications,
such as UMTS, Bluetooth, WLAN, WiMAX, WiFi, UWB, RFID, GPS, and 4G,
either Nyquist-rate fast converters or oversampling Σ∆ are normally selected [100–
108]. It has been demonstrated that pipeline converters [109, 110], flash [111],
Σ∆ [112], time-interleaved (TI) [113], continuous-time (CT) Σ∆ [99], and discrete-
time Σ∆ [114] can be used in wireless applications. Meanwhile, the hybrid ADC
architecture strategy of pipeline-cyclic [115], pipeline-Σ∆ [108], flash-Σ∆ [116],
and TI-SAR [117,118] are used for the multi-mode operation.
The authors in [119] proposed a pipeline ReADC. It specifically targeted the
UMTS receiver. The main advantage of this architecture is its precise control of
N , which may be varied from 4 bits to 16 bits. This architecture was based on
a previously developed scalable topology by the same authors [120]. The authors
then extended the implementation of the architecture for a UMTS time division
duplex (UMTS/TDD) mode for the cellular communication [121]. Meanwhile, the
authors in [122] introduced a wireless architecture that supports both GSM and
UMTS applications using a reconfigurable Σ∆ modulator.
Authors in [123,124] have published specific implementations of a ReADC for
UMTS applications, including adaptive strategy . Pipeline ReADC was imple-
mented in MS, which changes N due to its adjacent channel interference.
In summary, all these works focused entirely on the architecture and the circuit
techniques for ReADCs, assumed to be triggered by a control signal from the
baseband processing unit. Detailed discussion of the adaptive feedback controller
mechanism, such as measurement unit and reconfigurable control units, is very
limited.
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3.4 Review of Control Schemes for ReADCs
Whilst an extensive discussion of programmable ADC architecture for mobile
communication can be found, the configuration mechanism described by authors
in [78,97,108,124,125] is triggered by external control signals generated either by
using DSPs or PC.
Anderson et al. [22] mentioned the control circuit, however, no implementation
was found. Meanwhile, the adaptive line enhancer (ALE) for noise cancellation
was implemented in [103] to boost the SNR, but such implementation can only
be restricted to Σ∆ ADC.
Stojcevski et al. reported on pipeline ReADC for UMTS applications in vari-
ous publications [121,123,124,126,127] with the main topic focusing on reN, which
is used to suppress the interference signal by measuring both signal and interfer-
ence power levels. Both channel and pulse shaping filters were implemented in
FPGA [128]. The filters were required as a part of an adaptive algorithm im-
plementation that used DSP [129] for controlling the ReADC configuration. The
controller monitored the adjacent channel interference and adjusted the converter
wordlength automatically to reduce the power dissipation. However, the feedback
control mechanism involved several other blocks, such as a pulse-shaping RRC
filter, a downsampler, a de-scrambler, and a de-spreader. In this implementation,
the decision process required much longer time, since a filter and a DSP unit
had processed the digital output from the ReADC, before the controller could
adjust the configuration switches. This reconfiguration method had also taken
a longer data-path, as well as occupying a larger area than using a conventional
filter to perform such a function. Furthermore, the implementation required both
a reconfigurable digital filter using FPGA and a controller unit using a DSP. Im-
plementation of the adaptive algorithm required an output signal from the filter.
The DSP was included to perform configuration processing that sent the signal to
the pipeline ReADC unit. The filter occupied an area complexity of 15000 NAND
equivalent gates/mm2 and consumed as much as 52mW in 0.35µm/2.7V CMOS
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process. Meanwhile, the DSP for adaptive algorithm implementation consumed
a fixed power of 1.7W [130]. Hence, implementation of controllers using DSP
certainly consumes more power than ASIC.
3.5 Discussion
The latest developments in ReADCs have focused on fast and low-power convert-
ers. To achieve low-power performance, the circuits are designed carefully with
various circuit design approaches. Similarly, nanometer scale CMOS technology
is used for prototyping. This has resulted in low operational voltage and hence,
low-power consumption. Meanwhile, the current design trend to achieve fast op-
eration relies on the hybrid implementation of TI architecture with other various
ADC types, such as pipeline, SAR, flash, and Σ∆.
Until now, the existing works and state-of-the-art design of ReADCs have con-
centrated on architecture types and applications. Most of the developed ReADCs
have focused entirely on analog circuit techniques. While the details of the circuit
configurations are elucidated extensively, the discussion on configuration scheme
is very limited. External control signals from the baseband are assumed to trig-
ger the reconfigurable hardware. The control signals are generated after intensive
digital operation by the DSP.
The discussion on adaptive mechanism for ReADCs is also limited. Although,
when an adaptive algorithm is presented, its implementation is restricted to the
DSP core due to algorithm complexity. For reN ADCs, no discussions on the
effect of changing ADC wordlength to the baseband were found. Thus far, signal-
dependent detection is restricted only to asynchronous ADC for low frequency
applications [131]. In this case, however, the converter is non-adaptive. Despite
numerous journal and conference papers published until the present, an adaptive
strategy for ReADC using information from analog waveform variation has yet to
be found.
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Therefore, the review of the works has given an opportunity to explore a poten-
tial adaptive control scheme that enables the ReADC to be configured according
to the variation of the analog signal without the need of the DSP or baseband pro-
cessing. In this case, the controller monitors the internal behaviour of the ReADC
and adjusts its parameters (N and fs) adaptively to suit the current signal be-
haviour. Consequently, this will have a significant effect on power consumption.
To achieve a single chip solution, the adaptive mechanism is required to be as
simple as possible so that the implementation in ASIC is viable. The implemen-
tation of the digital controller in ASIC will reduce the overall power consumption
as compared with the existing digital controllers that have been realised using
DSPs and consequently, will minimise the reconfiguration overheads utilised by
the controller. The feedback path is restricted to be as short as possible where
the controller should be close to the main ReADC units to ensure fast response.
Furthermore, power consumption and area complexity of the adaptive controller
unit should be minimised as compared with the core ReADC units.
In wireless applications especially for mobile phones, a pipeline ADC is selected
due to medium to fast conversion. Moreover, pipeline architecture is regarded as
a suitable candidate for ReADC in battery-operated devices due to its granularity
nature in hardware architecture. This will enable the power consumption to be
scaled linearly depending on its internal circuit operation, ensuring efficient power
management.
3.6 Summary
ReADCs will be important for future wireless applications. With the advantages of
performance improvement, scalable power utilisation, efficient computation, and
dynamic hardware re-use, they will benefit the battery-operated wireless devices
in modern digital electronics significantly. The main reconfigurability issue in
the adaptive method is the ‘detect-and-change’ mechanism. In real-time ReADC
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(adaptive ADC), discussion on this issue is very limited.
This chapter presents existing adaptive techniques for ReADCs for mobile
applications. The chapter begins with a review of relevant ReADC studies, with
different applications and circuit topologies. Furthermore, specific attention is
given to the research papers on ReADCs for wireless communication. In addition,
existing adaptive schemes are also described.
There is an opportunity to control the ReADC adaptively using information
from its internal behaviour according to different amplitude variations, which is
implemented directly at the analog front-end. To further investigate this potential
research work, pipeline ADC is selected due to its granularity nature that enables
linear power-scaling ReADC implementation. The digital controller will be im-
plemented as close to the main ADC module as possible to achieve a single chip
solution. To reduce the power consumption, the controller will be implemented
in ASIC, with behaviour derived from an adaptive algorithm.
In conclusion, there is much potential research exploration in an adaptive con-
trol scheme due to limited discussion on the design, reconfiguration approach, and
its implementation. At the moment, the adaptive controllers and configuration
instructions are implemented in the baseband. Furthermore, the reconfiguration
approach, especially the change in wordlength, is yet to be discussed. Similarly,
the performance metric for ReADCs, especially regarding the reconfigurable over-
heads in terms of power and area for the digital controller, has not yet been found.
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4.1 Introduction
Design trends in wireless Rx architectures for future mobile communication have
pushed the digital domain closer to the antenna end. Consequently, specifications
for ADCs must meet stringent requirements, according to standard wireless com-
munication regulations. This study aims to find minimum N and fs values for an
ADC in UMTS applications. A mathematical analysis method is presented to de-
rive the required specification for an ADC, which can be used in a Zero-IF UMTS
Rx architecture targeting a MS application. UMTS standard specifications are
used to derive the design plan for a Nyquist converter type.
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4.2 Specifications for UMTS/FDD Mode
This section describes general UMTS specifications. Transceiver specifications
described in [132] are used to explain the boundary for the Rx chain, which is the
main concern for ADC designers.
4.2.1 Processing Gain and Eb/N0 for UMTS
The UMTS/FDD standard describes a number of test scenarios for which the
information bit rate Rb is fixed at 12.2 kbps and the BER must be below 0.1%.
To obtain this BER, a minimum SNR is required at the Rx output. However,
in the communication field, the ratio Eb/N0 is widely used instead of SNR. The
Eb/N0 specifies the ratio of energy per information bit Eb and the noise spectral
density N0. In the case of spread spectrum technology, where Rb is protected
with a chip rate Rc redundancy and coding mechanism, the relationship between
Eb/N0 and SNR is given in [32] as follows:
Eb/N0 = SNR +Gp dB (4.1)
Here, Gp denotes the processing gain, which is a combination of spreading gain
Gs and coding gain Gc. The spreading gain result is obtained from the spreading
of a symbol rate Rs using an orthogonal pseudo-noise (PN) sequence over a wider
bandwidth. This PN sequence of 3.84 MHz is known as chip rate Rc. At the Rx
end, the desired signal energy is concentrated in the bandwidth that corresponds
to a channel symbol rateRs of 30 ksps during the despreading process. The symbol
rate is achieved by considering a half coding rate of 60 kbps of dedicated physical
data channel (DPDCH). Initially, a 12.2 kbps information bit rate is converted
into a DPDCH data rate using a cyclic redundancy check (CRC), convolutional
coding of 1/3 and rate matching. As a result, the SNR in the bandwidth of the
despread data is improved with Gs [32], given by the following expression:
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Gs = 10. log10(Rc/Rs) = 21 dB (4.2)
Convolutional coding adds extra bit protection to the data, and this additional
protection improves data immunity. In this case, an additional 4 dB improvement
is obtained from signal convolutional decoding, given by the ratio of the symbol
rate Rs to the original bit rate Rb:
Gc = 10. log10 .(Rs/Rb) = 4 dB (4.3)
Subsequently, the total improvement in SNR as a result of spreading and coding
gain is
Gp = Gs +Gc = 25 dB (4.4)
For UMTS applications, the requirement of BER should be less than 0.1% [30]. For
this amount, the Eb/N0 is determined by simulation in [133] and should be about
5 dB. However, in reality, 1 dB to 2 dB implementation margin is necessary to
ensure effectiveness, leaving the minimum requirement approximately as follows:
Eb/N0 (eff.) ≈ 7 dB (4.5)
4.2.2 Crest Factor
The crest factor, CF specifies the ratio between peak amplitude of instantaneous
power distribution, Ppeak and the mean value of the input power, Pave. This is
given in [134] as follows:
CF = Ppeak − Pave dB (4.6)
The crest factor is related mainly to the Tx part and is important in designing the
RF power amplifier. However, due to imperfections in transceiver chains, such as
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the duplexer and filters, a portion of the transmitted signal power may appear in
the Rx path. Moreover, as more signals are multiplexed in a single channel, the
higher the crest factor will become. Thus, these signals may experience significant
amplitude variation [135]. Depending on the number of code channels and selected
codes in the UMTS/FDD mode, the CF can vary between 4.5 dB and 11 dB [134].
4.2.3 Minimum Sensitivity and Maximum Input Level
The figure of merit (FOM) for the Rx chain, as shown in Fig. 4.1 that comprises of
the down-conversion process, is specified as the noise figure NF . The NF defines
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Figure 4.1: Typical Rx architecture
NF = SNRi − SNRo dB (4.7)
A typical value for the NF in a UMTS/FDD mode is 9 dB [32]. The SNRi is
specified by the difference between the reference sensitivity level, DPCH Ec and
the actual noise N0 at bandwidth BW at an absolute temperature TK . DPCH Ec
is the average energy per chip of a dedicated physical channel (DPCH) and is the
minimum received mean power at the Rx antenna port for which the BER may not
exceed 0.1%. On the other hand, the value of N0, is given by 10.log10(kTKBW ).
SNRi = DPCH Ec −N0 dB (4.8)
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Meanwhile, the SNR at the ADC input is given by the ratio of DPCH Ec and
the maximum acceptable noise nmax.
SNRo = SNRi(ADC) = DPCH Ec − nmax (4.9)
In [132], the minimum reference sensitivity, DPCH Ec is specified as –117 dBm
and N0 is calculated as –108 dBm. Hence, by considering (4.1), (4.4), (4.5), and
(4.9), the acceptable noise level at the ADC input, nmax is –99 dBm. From (4.5),
the bit energy of the received signal Eb is 7 dB higher than nmax at –92 dBm.
This value is less than 1pW of the received power or equivalently, with the mean
voltage value being around 6 mV in a 50 Ω system.
On the other hand, the maximum input level test case is specified at –19
dB [132]. This amount is the ratio of DPCH Ec to the total transmitted power
spectral density (PSD) at the antenna port. Since the received PSD at the antenna
connector of user equipment (UE) is –25 dBm, theDPCH Ec is –44 dBm. Similar
to minimum input level test case, where the Gp is 25 dB, the Eb is found to be –19
dBm. In this case, the mean voltage value is about 25 mV . Hence, the difference
between the maximum and minimum levels is approximately 73 dB.
4.2.4 Adjacent Channel Selectivity
To avoid excessive signal mixing, any signal from an adjacent channel (± 5 MHz
from the wanted channel) that has higher power than the signal in the wanted
channel must be suppressed. Therefore, the adjacent channel selectivity (ACS) is
defined for the Rx and it must be greater than 33 dB [132]. According to ACS,
the DPCH Ec in the wanted channel is –103 dBm/3.84 MHz, which is 14 dB
above the minimum sensitivity limit. Considering the 25 dB improvement from
Gp, the bit energy Eb is –78 dBm. Meanwhile, the maximum PSD of the adjacent
channel measured at the wanted channel’s antenna connector must be –52 dBm
per channel (Fig. 4.2). With ACS as 33 dB, the maximum interference PSD is
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–85 dBm.
4.2.5 Blocking Characteristics
Blocking characteristics are categorised into in-band and out-of-band blockings.
The in-band blocking is particularly important since it contains adjacent channel
signals at 10 and 15 MHz away from the wanted channel. In this case, DPCH Ec
must be better than 3 dB, pushing its level to –114 dBm per channel. Here, Eb is
at –89 dBm, and the maximum interference level is 7 dB down to –96 dBm. The
in-band blocking is difficult to be suppressed completely due to imperfections of
the filter. Since the channel is still close to the wanted channel, significant signal
leakage could occur. For out-of-band blocking, in the presence of continuous wave
(CW) interferers, the BER must not exceed 10 exp(−1) [30]. The ACS and the
blocking specifications are illustrated in Fig. 4.2. The data in this figure are











Figure 4.2: ACS and blocking characteristics for UMTS/FDD band I
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Table 4.1: Parameters for the ACS and Blocking characteristics
Interferer Power level and frequency
ACS −52dBm/3.84MHz at ±5MHz
In-Band Blocking
−56dBm/3.84MHz at ±10MHz away
−44dBm/3.84MHz at ±15MHz away
Out-of-Band Blocking
−44dBm/3.84MHz at 15− 60MHz away
−30dBm/3.84MHz at 60− 85MHz away
−15dBm/3.84MHz at 85MHz and above
4.3 Design Consideration of an ADC
The dynamic range provided by the down-conversion process determines the min-
imum number of bits required for the Rx to convert the analog signal into a digital
form for baseband processing. This range is derived from the specification [132]
that influences the analog front-end, such as the amplification, mixing, and fil-
tering processes. Usually, an automatic gain control (AGC) consisting of a VGA
in its control loop is used before the ADC. This AGC amplifies the previously
filtered signal to reduce the required dynamic range requirement for the ADC and
to adjust the DC level for the ADC input. In Zero-IF Rx, the channel select filter
is used because the downconverted signal is in the baseband range.
The choice of ADC for UMTS applications is also of great interest for system
designers. At the moment, two architectures are very popular. While the ∆Σ
converter is used mainly for base station, the pipeline ADC is the choice for user-
end terminal, also known as a mobile station (MS) [35]. A ∆Σ ADC is normally
used with Low-IF or super-heterodyne architectures, as it is easier to control its
performance. The pipeline type, on the other hand, is a choice for MS due to its
small circuit complexity. Since the pipeline ADC also has granular attributes that
can be used to scale power consumption, it is chosen to implement this design at
the later stage of the thesis.
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4.4 Derivation of ADC Specifications
4.4.1 ADC Dynamic Range and Resolution Estimation
The maximum detectable signal of DPCH signal is –44 dBm, as shown in Fig.
4.3. Meanwhile, the maximum cumulative noise and interferer signal are specified
from the signal selectivity, which is –85 dBm. This amount has taken into account
the ACS of 33 dB, SNR at the ADC input of –18 dB for modulated signal, and a
noise distance of 14 dB up from the minimum reference sensitivity in the blocking
test case.
The maximum gain provided by the AGC is typically around 50 dB [35,136] to
improve the maximum detectable level around +6 dBm and minimum interference
level to –35 dBm. Therefore, the dynamic range at the analog end is:
+ 6 dBm− (−35 dBm) = 41 dB (4.10)
The dynamic range of the ADC as defined in [137] is:
SNRADC = 6.02×N + 1.76 dB (4.11)
For simplicity, the SNR provided by each bit of the converter is 6 dB, then for a
41 dB dynamic range, ideally the required number of bits N is
41 dB/6 dB = 6.8 bits (4.12)
Practically, extra bits are required for the errors due to the offsets, the dynamic
transient for settling effect, and the CF to ensure linearity. Thus, 10 bits would
be the desired Nmin value for the ADC. If the maximum voltage for the ADC is
considered to be 1 volts peak-to-peak (Vpp), which is +4 dBm, then a 2 dB margin
is already taken into account from the AGC amplification.
In the case of software radio implementation, the analog front end of the Rx
is ideally eliminated. The ADC is then placed directly after the antenna and pre-






























































































































































































































































































































































66 4.4. Derivation of ADC Specifications
select filter. Therefore, the calculation for the dynamic range is different. In this
case, the maximum received power at the antenna input is –25 dBm (12.6 mVrms
in a 50Ω system, where Vrms is the root-mean-square voltage). Meanwhile, the
minimum value is –106.7 dBm (1µVrms in a 50Ω system), which is the minimum
received PSD at the antenna input. Again, if the maximum input voltage for the
ADC is 1 Vpp, then the required SNR will be:
SNR = 20 log10(1Vpp/(2×
√
2× 1 µVrms)) = 110.97 dB. (4.13)
Another 6 dB is considered for signal decoding and 20 dB for the offsets, the
dynamic transients and the CF , then the dynamic range of 137 dB is required.
This is equivalent to using an ADC of:
137 dB/6 dB ≈ 23 bits (4.14)
This condition is difficult to achieve using current technology. Furthermore,
since the ADC is placed immediately after the antenna and within the transmitted
radio frequency, a very high fs reaching up to tens of GHz is required. This is
another limitation in current ADC design. Hence, using an analog front-end to
shift the radio frequency signal down to the MHz range would be a good choice.
4.4.2 ADC Sampling Frequency for I−Q Zero-IF Receiver
The bit rate of 12.2 kbps of a voice signal is coded and spread into a Rc of 3.84
Mcps equivalent to a 3.84 MHz signal bandwidth containing information and
99.9% of the energy concentrated from 5 MHz bandwidth. This signal consists of
modulated I andQ components in a time-interleaved format. At the Rx, the signal
is split into two separate I and Q components after the down-conversion process.
Each component carries 1.92 Mcps of data bits and control bits, respectively. The
data signal ωm of 3.84 MHz is transmitted using a carrier angular frequency ωc
of around 2 GHz. This can be represented with:
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s(t) = cos([ωc − ωm]t) (4.15)
where s(t) denotes the signal sent at the Tx part. To simplify the calculation, we
assume unity amplitude, ideal transceiver behaviour, and ideal channel conditions.
At the Rx part, the received signal r(t) after the LNA is downconverted to the
baseband frequency by multiplying r(t) with the carrier frequency ωc in both I
and Q paths.
i(t) = cos ([ωc − ωm]t). cos (ωct)
+ . . .
= 0.5 cos ([2ωc − ωm]t) + 0.5 cos (−ωmt)
= 0.5 cos ([2ωc − ωm]t) + 0.5 cos (ωmt)
(4.16)
q(t) = cos ([ωc − ωm]t). sin (ωct)
+ . . .
= 0.5 sin ([2ωc − ωm]t)− 0.5 sin (−ωmt)
= 0.5 sin ([2ωc − ωm]t) + 0.5 sin (ωmt)
(4.17)
Since the frequency around 2ωc is high enough and can be filtered out, the com-
ponents to the ADC inputs consist of ωm.
i(t) = cos (ωmt) (4.18)
q(t) = sin (ωmt) (4.19)




A design consideration for a Nyquist-rate ADC to be used in future mobile com-
munication Rx is presented. A mathematical analysis method is used to show that
the ADC requirements are related to the Rx specifications from UMTS governing
documentations. As an application platform, a direct-conversion Rx architecture
topology, suitable for mobile phones, is considered. The UMTS/FDD standard
specifications and documentations from 3GPP are used to specify the minimum
required N and fs for the ADC. Since the architecture utilises both I and Q
channels, it is concluded that Nmin is 10 bits and fs(min) is 10MHz for a practi-
cal implementation. The required resolution takes into account additional bits to
counter the analog design’s imperfections.
The next chapter proposes an adaptive control scheme for ReADC that is suit-
able for low-power devices. The algorithm is signal-dependent, and the ReADC
adjusts its N adaptively according to the amplitude variation of the signal.
Chapter 5
Adaptive Algorithm for ReADCs
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5.1 Introduction
In electronics, an adaptive system is capable of changing its internal behaviour to
suit a desired operation based upon the available resources. Often, this is achieved
by evaluating the performance of the current operation to the pre-determined
reference values. This is similar to the feedback control system that is ideally
used to regulate the input to achieve the desired outputs. The reference values
are either fixed throughout the operation or adjusted at each observed interval.
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However, adjustment of these values is still bounded to the specified conditions
or a set of rules.
The operation of an adaptive system is determined by its associated algorithm.
Usually, the algorithm is developed based upon observational study of natural be-
haviour and its conventional operation. The algorithm acts as a control procedure
to monitor the changes continuously and adaptively, and to compute its suitable
response to the changes. Generally, a control procedure involves a monitoring
process of measuring, evaluating, comparing, and adjusting.
This chapter presents a new adaptive technique for ReADC architectures. The
technique exploits the switching activity (SA) nature of the output of the ADC.
The digital outputs of ADC are monitored, evaluated, and compared continuously
to its reference values to trigger the configuration signal adaptively. A pipeline
ReADC is used to demonstrate the functionality of the algorithm. The adaptive
scenario considers an implementation of ReADC for reN.
Firstly, the UMTS signal is generated using the MATLAB function. This is
achieved by thoroughly studying the UMTS documentations and simulating the
building blocks for the UMTS/FDD receiver. The generated signal is then anal-
ysed in terms of stationarity and periodicity by considering its framing structure.
Secondly, a method using the SA nature of the ADC output is proposed. Con-
sequently, the method is used as the fundamental of the adaptive algorithm for
ReADCs. Several reconfigurability issues regarding the algorithm are also dis-
cussed. Then, the algorithm is implemented in the pipeline ReADC to observe its
functionality. Finally, the BER performance is evaluated.
5.2 Generation of UMTS Signal
A detailed description of UMTS signalling as described in [29,30,132,138–140] is
studied carefully. Specifically, the physical layer of the UMTS signal and the RF
characteristics are reviewed thoroughly.
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The scope of the thesis is limited to the downlink path, a link between a
base station’s transmitter and a mobile station’s receiver. Therefore, only UMTS
signalling for this downlink is considered. The signal for the downlink has different
specification than the uplink path, especially in terms of its framing and RF
limitations.
5.2.1 UMTS Downlink Building Block
Figure 5.1 illustrates the building block of the UMTS digital modulator for the
downlink. The information data for the downlink carried by the dedicated physical
data channel (DPDCH) are multiplexed with the control data carried by the
dedicated physical control channel (DPCCH). However, the modulation process
is separated between the DPDCH assigned to I-channel and the DPCCH carried
by Q-channel. Therefore, the data first need to be split from serial to parallel.
Both I and Q paths consist of spreading process and a QPSK mapper. The
spreading process involves two processes: channelisation and scrambling.
Channelisation is a process where the data is spread with an orthogonal vari-
able spreading factor (OVSF) with different values of a spreading factor (SF). The
SF is the ratio of the chip rate Rc to the data bit rate Rb. For the I-channel,
the value of SF varies from 4 to 512. To achieve the best protection against in-
terference, the SF value for the Q-channel is fixed to 256. Then, both channels
are combined into a complex data. After channelisation, the complex valued data
undergo a scrambling process, wherein the data is multiplied with a scrambling
code that is repeated for every frame [29, 30]. The complex value scrambling
codes are generated from a real Gold code [30]. Later, the data is split into I-
and Q-channels for the pulse-shaping process using RRC filters.
The RF part of the downlink is a transmitter consisting of DACs, reconstruc-
tion filters, mixers, a local oscillator, a combiner, a power amplifier (PA), and
an antenna. These blocks are analog circuits. The UMTS digital modulator is
connected directly to this RF unit. Figure 5.2 illustrates the building blocks for
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the UMTS direct conversion transmitter. Usually, an upsampling process followed
by a digital interpolation filter take place before the DAC to match the sampling
frequency between baseband and the RF. Upsampling is used to relax the re-
quirement of the filter. Furthermore, baseband frequency is normally set to the




















Figure 5.2: UMTS direct conversion transmitter
5.2.2 UMTS Signal




















Figure 5.3: UMTS signal
The behaviour of the building blocks of Fig. 5.1 and Fig. 5.2 is described in
MATLAB codes. For simplicity, the PA is represented by a gain and the antenna
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is neglected. Moreover, a noiseless condition is assumed.
Figure 5.3 shows the UMTS signal generated using MATLAB. The amplitude
of the signal varies between +1V and −1V and the frequency is 3.84 MHz. The
plot shows the signal of approximately half of the frame duration.
5.3 Analysis of UMTS Signal
The data of UMTS frame is constructed into a number of slots, and each slot
always contains 2560 chips. Since the frequency of Rc is 3.84 MHz, each chip
duration Tchip is 0.26042µs. Hence, a total slot duration Tslot of 2560 chips is
0.6667ms.
A UMTS frame, which consists of 15 time slots grouped together, has a frame
duration Tframe of 10ms. Meanwhile, a total of 72 frames is known as a superframe
Tsuperframe with a duration of 720ms, as shown in Fig. 5.4.
Frame 0
Tsuperframe = 720 ms
Frame 1 Frame i Frame 71
Slot 0 Slot 1 Slot i Slot 14
I/Q Data
Tframe = 10 ms
Tslot = 666.7 µs
Figure 5.4: UMTS framing
The same scrambling code is repeated for each frame of 10ms duration. There-
fore, the UMTS signal can be viewed as having cyclostationary properties, which
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have multiple interleaved stationary properties. These attributes were used by
[141, 142] to develop a sensing technique in UMTS. An analytical formulation of
a UMTS signal with cyclic autocorrelation properties for a UMTS/FDD signal is
explained and analysed extensively in [143, 144]. Furthermore, a frame length of
10ms is equivalent to the shortest possible transmission time interval (TTI), the
duration of a transmission on the radio link [29]. Similarly, the shortest SMS is
sent over a frame length [30]. Since a UMTS frame length is considered to have
many attributes mentioned above, a duration of 10ms is a minimum window to
observe the UMTS signal periodically.
5.4 Switching Activity Measurement (SWAM)
Method
In this section, the SA concept used as the methodology is defined. It is based
on the hamming distance (bit transition) between the successive digital outputs.
In addition, the operation of the proposed solution is presented.
5.4.1 Observation
ADC is the most common module in modern electronic devices [145]. Since it is
widely used, apart from the normal operation of converting the analog signal into
digital form, additional functionality that can be deduced from the device will be
extremely beneficial. Inspired by the negative feedback control amplifier concept,
invented by Harold Stephen Black at Bell Laboratories in 1927 [146], the digital
output of an ADC has to be manipulated to control a system. The advantage of
this approach is that because the ADC output is in the digital form, manipulation
will be easier. In this case, this does not require typical controller types, similar to
the normal control theory as described in [147]. The controller is a kind of digital
module, and the output of the controller is used to trigger configuration switches.
To achieve the goal of using the ADC as a control mechanism, the behaviour of the
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ADC output (i.e., digital data) must be investigated first to extract any relevant,
useful information.
5.4.2 Nature of ADC Output
An example of an analog signal and its equivalent SH outputs at each sampling
interval, ts is illustrated in Fig. 5.5. Digital equivalent (6-bit ADC outputs) of the
first 16 samples are tabulated in Table 5.1. In this example, ts is 12.5ms. This is
equivalent to fs of 1/ts, which is 80Hz. The full-scale range of a 6-bit ADC is 2V .
This defines the LSB voltage VLSB of 2/2
6V , which is 31.25mV . A large variation
of sampled data is denoted by marker ‘▽’ whereas a marker ‘O’ indicates a small
variation of sampled data . These data are the SH outputs of an analog signal, as
indicated by the black curve.
As per Table 5.1, large variations of sampled data (samples 1 to 4 and samples 9
to 12) lead to a significant variation of their equivalent ADC outputs. In contrast,
small variations of the sampled data (samples 4 to 8 and samples 13 to 16) have
similar (or almost similar) ADC outputs.
This observation concludes that if an analog signal is highly fluctuated, so too is
its equivalent ADC output. Meanwhile, if the analog signal slowly varies over time
(low frequency), then the ADC output also shows low variation. Consequently,
this observation enables this information to be used as a principle method to
monitor and control a ReADC adaptively.
5.4.3 Hamming Distance
5.4.3.1 Overview
The SA is defined as digital bit transition either from zero to one (0 → 1) or
one to zero (1 → 0) [148, 149]. In the digital design, the SA contributes to the
dynamic power consumption Pdyn given by [150,151] as
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Figure 5.5: Large variation and small variation of an analog signal
Table 5.1: Digital output of ADC of Fig. 5.5
sample time [ms] Vsample−hold[V] ADC digital output
1 0 0 100000
2 12.5 −0.150 000101
3 25 −0.600 010011
4 37.5 −0.900 011101
5 50 −0.850 011011
6 62.5 −0.800 011010
7 75 −0.820 011010
8 87.5 −0.810 011010
9 100 −0.815 011010
10 112.5 −0.550 010010
11 125 +0.400 101101
12 137.5 +0.950 111110
13 150 +0.750 111000
14 162.5 +0.650 110101
15 175 +0.745 111000
16 187.5 +0.745 111000





where Vswing is full-range input voltage, CLoad is load capacitance, f is clock
frequency, and α0→1 is SA at nodes. Since the SA that occurs at nodes is difficult
to evaluate, estimation models are normally used [150, 152–155]. To reduce the
activity, careful design methods at gates level are introduced [148,149].
5.4.3.2 Hamming Distance Concept
The hamming distance concept was introduced originally for the detection and
correction of errors in digital communication [156]. It defines the number of bit
changes between two digital vector or bit strings. In other words, it represents
the relative distance of a vector from another. As illustrated in the Fig. 5.6, the
hamming distance of two bit strings, A and B is calculated by summing total









Figure 5.6: Hamming distance of two digital bit strings
If the above strings, A and B represent the ADC outputs of two adjacent
samples of analog signal, then the hamming distance measures the number of
bit changes between the transition of a sampled signal to the next sample. The
hamming distance concept is used to evaluate the total SA value, St of the accu-
mulated samples. Using this approach, measuring signal changes in digital form is
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easier compared with the original analog form, because the ADC already digitises
the signal.
5.4.4 Binary-Weighted Hamming Distance
Measuring changes using the traditional hamming distance approach is not suit-
able for the ADC wordlength because each bit has a different weighting. For
example the MSB bit of a N-bit wordlength has a weighting of 2N−1 instead of the
LSB bit with a weighting of 1. Furthermore, normal hamming distance computa-
tion only counts the bit changes without considering the position of each bit. For
the case of ADC wordlength, each bit position is important. Instead, to improve
the SA computation, binary-weighted hamming distance is used.
Consider a result of XOR output between two ADC wordlengths as shown in
Fig. 5.7. This result is multiplied with a binary coefficient β. Then, the multipli-
cation result of each bit is accumulated. In the figure, using the binary-weighted
hamming distance resulted in a SA of 143 compared with 5 using the conventional
method. This has improved the degree of freedom (DoF) to distinguish between
results. In this case, each bit position has been considered with an appropriate
weighting associated with the amplitude of the analog signal.
0 01 0 1 11 1
32 16128 64 2 18 4
0 0128 0 2 18 4
i i+1
i i+1
St = Nxt n jbi,j jbi+1,j 143
MSB LSB
Figure 5.7: Binary-weighted hamming distance of two digital bit strings
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5.5 A Proposed Adaptive Algorithm using SWAM
Method
In this section, an adaptive algorithm for ReADC is proposed. This method is
based on the following observations and principles:
1. The ADC output represents a digital equivalent of a sampled analog signal.
2. A large variation in analog signal leads to a large variation in ADC output
and vice versa.
3. The binary-weighted hamming distance can be used to measure the bit
changes between two consecutive ADC outputs.
4. A large value of hamming distance indicates that the analog signal is heavily
fluctuated, and vice versa.
5. A large variation of analog signal requires a higher resolution to cover the
full-scale signal range.
6. Binary-weighted coefficients are used to consider each bit position of an
ADC wordlength.
The algorithm based on the proposed SWAM method is presented in Algo-
rithm 1. Initially, the controller is set with the threshold (reference) values. Sub-
sequently, a number of samples, n in a measurement interval Tmeasure is defined.
This allows an accumulative SA value to be measured periodically during a spe-
cific time frame. A total duration for an observed cycle Twin is defined. This
duration specifies a measurement interval Tmeasure and a period Tidle, in which
no measurement is made. During this operation interval, the algorithm is idle
after the measurement is made. At the end of Twin, a new measurement is made
before deciding on a new change. During the measurement period of Tmeasure, the
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Algorithm 1 Adaptive pseudo-code
1: Initialise parameters; set threshold values vtl; set number of samples n in a
measurement interval Tmeasure; set an observed window duration Twin for each
conversion cycle
2: Begin conversion with N -bit resolution
3: Measure difference in SA, αi of two successive ADC digital outputs, Bi and
Bi+1 within an interval of Tmeasure of n samples
4: Accumulate the total SA of digital outputs St within this interval Tmeasure
5: Compare St at the end of each interval Tmeasure with the threshold values vtl
6: Decide on changes (Nnew)
7: Change the converter resolution to this Nnew
8: Continue conversion with Nnew for the rest of observed window, Tidle (Twin =
Tmeasure + Tidle)
9: Repeat step 3 at the end of Twin
converter operates with the previous computed N value. In short, the converter
cyclically changes its resolution at the end of Tmeasure.
Similarly, threshold values vtl are set depending on different levels of N that
is chosen. For example, if the maximum resolution Nmax is 10 and the minimum
resolution Nmin is 6, there are five different N values. In this case, four threshold
values are required to distinguish the SA result between levels. Therefore, the
number of level l is computed as (5.2).
l = N − 1 (5.2)
The threshold values set the limit of maximum and minimum allowable SA for the
converter to operate with the current N value. A detailed discussion on parameter
settings will be presented in the next chapter.
With the preloaded references, the converter begins its operation with N -bit
resolution and sampling-rate fs. Normally for adaptive operation, either one of
these performance parameters is fixed. However, both parameters can be simul-
taneously set as variables. Nevertheless, this is not within the scope of the thesis.
In an interval Tmeasure of n samples, digital data (ADC output) at the i-th
sample, Bi is compared with the previous sample, Bi−1, that corresponds to the
(i− 1)-th sample. In this case, B1 is the first sample, Bn is the last sample, and
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β is the binary-weighted coefficient associated to each bit position. During this
interval, intermediate SA, αi is measured between two successive digital outputs,
as presented by (5.3).
αi = β |Bi −Bi−1|
= β XOR(Bi , Bi−1)
= β (Bi ⊕Bi−1)
(5.3)
In hardware implementation, this is done simply using XOR logic. Altogether,
there will be (n− 1) differences in the digital output corresponding to αn−1 inter-
mediate SAs in this interval. αi is accumulated for the whole interval of Tmeasure.





























where B = [bN bN−1 bN−2 ... b2 b1], and bj is associated to the bit position in an
ADC wordlength according to N . Since binary weighting is used, the coefficient
bj corresponded to 2
j−1 at a particular location. Here, bN and βN are the MSBs,
whereas b1 and β1 are the LSBs. Equations (5.4) and (5.5) can also be written as






















At the end of each period of Tmeasure, St is compared with the threshold values
vtl. The controller will decide to increase, decrease, or maintain the current
resolution of the ADC.
If St is larger than vtl, then the control flag is triggered to increase N to a
new N value, Nnew. Once the flag is set, a control pulse triggers the converter
to change its resolution from N to Nnew and continue the conversion with this
new resolution for the interval Tidle. Otherwise, if St is smaller than vtl, then
N is maintained at the current value or is reduced to a lower resolution set by
the appropriate threshold value. The resolution remains unchanged for the next
conversion interval Tidle.
At the system level application, to avoid large number of computations, St
value can be normalised as a fraction. Usually, the denominator is the maximum
possible value that can be computed from a reference signal. Consider the digital
output of a 6-bit ADC of five samples per Tmeasure for two successive measurement
interval Ti and Ti+1, as in Table 5.2. Note that the interval T is equivalent to
Tmeasure from the previous description. Then, α1 and α2 between B1, B2, and B3
for Ti interval are computed as in Table 5.3.
The output changes between successive outputs α1 (i.e., XOR(B2,B1)) and α2
(i.e., XOR(B3,B2)), are calculated to be 5 in both cases. In total, St is 17 within
this interval Ti and 85 for the interval Ti+1. Theoretically, if the digital output
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Table 5.2: Digital output of 6-bit ADC for two adjacent intervals
ADC Output Ti Ti+1 Tmax changes
B1 000011 000100 000000
B2 000110 000110 111111
B3 000011 000101 000000
B4 000011 010100 111111
B5 000100 101011 000000
Table 5.3: SA computation between two samples
B2: 000110 B3: 000011
B1: 000011 B2: 000110
(B2 ⊕B1): 000101 (B3 ⊕B2): 000101
β: 000401 (B3 ⊕B2): 000401
β(B2 ⊕B1): 5 β(B3 ⊕B2): 5
changes drastically from zero (000000) to a FS range (111111) at each sample, as
shown in interval Tmax changes, then the activity will be maximum St(MAX). This
can be represented as (5.7):
St(MAX) = (n− 1).(2N − 1) (5.7)
For example, in this interval, St(MAX) is computed as 252. In each period





In reality, St(MAX) is very unlikely. However, this value is used for a reference
during the computation.
Consider the framing structure as illustrated in Fig. 5.8 for the simulation of
the entire signal. If there is a total of q frames available, then the entire signal
duration is 10q ms. Therefore, for the total number of q frames (each frame
measures n samples of data), the mean value of St, ⟨St⟩ of the total sample is
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Frame i+1 Frame q
Tsignal = 10q ms
Frame q-1
Tframe = 10ms
Frame 1 Frame i
TidleTmeasure
n samples
Figure 5.8: SA computation for the whole UMTS sample signal
5.6 Design Issues
Four issues need to be considered. First, the SA computation depends on ADC
wordlength or N . As N increases, the arithmetic computation also increases, and
hence, St will grow larger. Therefore, to avoid an ever-increasing St value, an
approach to minimise the computational complexity is discussed. Secondly, the
SA is measured within a period of Tmeasure. This corresponds to n number of
samples for the computation. As a result, the determination of the n value is
presented. The third issue is the setting of threshold values to ensure correct
operation. Hence, the correlation between SA and different levels of signal ampli-
tude is analysed initially and the threshold values are derived from this analysis.
Finally, since ReADC involves a change in ADC wordlength, an issue of data
transfer between the ReADC module and the baseband is also discussed. Since
the ADC wordlength is changed continuously throughout the operation, the next
processing block must be aware of this and a solution is presented for this issue.
The following subsections will discuss these issues in detail.
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5.6.1 Number of Bits for Switching Activity (SA) Com-
putation
At the end of Section 5.5, an example of a wordlength of 6-bit ADC is discussed.
Now, suppose the resolution of the ADC is increased to 16 bits, where the first
five digital data of the sampled signal are tabulated in Table 5.4, the effect of
different lengths is observed. Note that, the first six MSBs are equal to the lists
in Table 5.2.
Table 5.4: Digital output of a 16-bit ADC for two adjacent intervals






Using a 16-bit wordlength, the intermediate values α1 and α2 are calculated to
be 5886 and 6104, respectively. In an interval Ti, St(i) is 20,823 and St(i+1) is found
to be 89,590 in the interval Ti+1. As compared with the previous 6-bit wordlength,
these values have increased significantly for both intervals. If all N -bit resolutions
are used for SA computation, St grows larger as N increases.
To decrease the calculation complexity, St is measured for the first N -effective-
MSB bits of the SA calculation, Nxt. Furthermore, by setting a fixed Nxt value,
only a coarse variation step is considered. Fine step changes can be ignored. For
example, consider 12-bit ADC with FS input range of 1V . Thus, the VLSB is equal
to 1/212 V , which is 244µV . If Nxt is 6 bits, then the converter only measures any
changes larger than 1/26 V , which is approximately 16mV . This approach can
be considered if the converter varies its N with coarse step changes in amplitude.
This is particularly useful for low frequency applications since the amplitude varies
slowly and the peak occurs at a very low rate.
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However, due to the noise-like nature of the wireless signal that changes quickly
over time, each bit of the ADC output is very important to distinguish the ampli-
tude variation. In other words, very fine step changes can only be determined by
considering each bit of the ADC wordlength. Therefore, the design in this thesis
only considers the whole length of the 10-bit resolution.
A sample of the UMTS signal is used in the simulation, where the N value
for the SA computation, Nxt is changed from 1-bit to 10-bit. The result of the
MATLAB simulation for various UMTS slots is shown in Fig. 5.9.

























Figure 5.9: Variation of SA results for four to seven time slots
From Fig. 5.9, the result verifies that for the SA computation, the accu-
mulative SA, St(accum.) increases proportionally with Nxt. Similarly, with the
increment of the time slot that denotes more samples is used, SA also increases.
Moreover, since binary weighting is used, the result shows logarithmic curves. To
simplify the result, by considering Nxt, St in (5.5) is computed as














Similarly, the theoretical maximum SA, St(MAX) in (5.7) is equal to
St(MAX) = (n− 1).(2Nxt − 1) (5.11)
5.6.2 The Length of the Measurement Period (Tmeasure)
In the design, the sampling frequency of the ADC is four times faster than the
signal frequency of 15.36 MHz (or 15, 360, 000 samples per second). Therefore,
in a frame duration of 10ms, there will be 153,600 samples. This is equivalent
to 10,240 samples for each slot of 666.67µs duration. To determine the period of
Tmeasure, UMTS framing is considered since each slot has a specific time window.
Consider the framing structure in Fig. 5.4. In this case, the duration for
Tmeasure and Tidle is considered to have a 50:50 ratio. Since the total slots in a
frame are 15, the length of Tmeasure is set to a half of the frame length. In this case,
the measurement will be made during the first seven slots before the algorithm is
set to the idle state (no computation) for the last eight slots after the result of
SA computation is obtained and the decision is made.
The result of St(accum.) for seven UMTS slots is given in Fig. 5.10. In this
case, a conventional 10-bit ADC is used, and its output is used by the SWAM
module to calculate SA changes. For each frame, the result is well beyond the
30 million changes within a Tmeasure duration of 4.7ms. Altogether, it shows the
computation result for each frame for more than 100 frames.
In seven slots, as many as 71,680 samples are used. Theoretically, the maxi-
mum available change given by (5.7) is approximately 70 million changes. There-
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Figure 5.10: SA result of 10-bit ADC for seven time slots
fore, the result reveals that approximately less than half of the maximum value is
computed during the simulation.
5.6.3 Threshold Values Setting
The threshold values are set by analysing the SA of the conventional ADC. In
this study, a 10-bit ADC is considered. For the SA calculation, the entire ADC
wordlength is used (Nxt = 10). In an interval of Tmeasure, 71, 680 samples are ac-
cumulated (n = 71, 680). This is equivalent to seven UMTS slots. The amplitude
is scaled down from 100% to 10% and the SA value is observed. Figure 5.11 shows
the result.
By scaling down the amplitude, the range of the normalised SA of a UMTS
signal is between 0.442 and 0.466. In this case, when the amplitude is reduced
to 10%, SA is reduced by 5%. Since the maximum value of St(accum.) is 34.6
million changes, a 5% reduction in SA value is equivalent to a 1.6 million reduction
in activity. This information can be used to change the resolution of an ADC
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adaptively according to amplitude variation.















Figure 5.11: SA result against different UMTS signal amplitude for seven time
slots
In this study, the threshold values are set by considering the half power reduc-
tion of the signal. In this case, a −3dB drop in power is equivalent to an approxi-
mate 30% drop in voltage amplitude. This is equivalent of around 1% variation of
the average SA, St(avg) from the maximum-recorded SA value, St(max) in Fig.
5.11. The St(max) for seven slots is 0.468. Table 5.5 specifies the threshold values
for this observation range. The highest threshold is 0.467, which is equivalent to
95% of the analog amplitude. The lowest threshold is 0.463, which is equivalent
to 75% of the analog amplitude. The threshold values are set to be in this 1%
margin or equivalently, within ±0.5% of the mid-point value. Thus, the adaptive
algorithm responds with up to a 30% drop in magnitude.
The threshold value vt1 sets the boundary between the 9 bits and the 10 bits
operation. If St is greater or equal than vt1, then the ADC will operate with 10
bits during the next period of Tidle. In contrast, if St is lower than vt1, then N
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Figure 5.12: Threshold values setting for different N levels
will be assigned to 9 bits for the duration of Tidle. Similarly, vt2 set the border
between 9 bits and 8 bits, and vt3 will distinguish between 8 bits and 7 bits.
Likewise, vt4 is the threshold between 7 bits and 6 bits. Therefore, 10 bits is the
maximum resolution Nmax and 6 bits is the minimum resolution Nmin. Figure
5.12 summarises the above description.
The second approach is to set the value using a simple mathematical approach
of the previous result. Theoretically, using (5.7), the theoretical maximum SA
value, St(MAX) for seven slots that consists of 10,240 samples using a 10-bit ADC
is approximately 73.33 million changes. Referring to Fig. 5.10, the maximum
measured SA value, St(max) is around 34.6 million and the minimum measured
value St(min) is nearly 33.2 million. Thus, the normalised values are 0.472 and
0.454, respectively. The middle point between these two values is 0.463. From the
statistical analysis represented by (5.9), ⟨St⟩ is also equal to 0.463 for the above
example.
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According to this result, vt(max) is set to a middle value between ⟨St⟩ and
St(max). The St(max) value is not chosen as vt(max) since it has rare occurrence
as can be seen from Fig. 5.10. Meanwhile, for the vt(min) value, a middle value
between St(max) and St(min) is chosen, which is 0.463. Since the St(min) value
is too small, by setting vt(min) to this value, the adaptive parameter for reN
is unlikely to operate at the minimum since St has exceeded St(min) almost for
each interval Tmeasure. The threshold value range is specified by these vt(max)
and vt(min). Any intermediate value is chosen within this range according to
different N values. For example, if N varies from 6 bits to 10 bits, then four
different threshold levels are required. Since the values of vt(max) and vt(min) are
similar, as discussed using SA and amplitude correlation; therefore, the threshold
value setting using this method is similar to Table 5.5. For clarification, Fig. 5.13
simplifies the above description.
St(max) St (mid) St (min)
vti (max) vti (min)
Figure 5.13: Mathematical approach for vtl setting
5.6.4 Encoding Technique
In any ADC-based system, the output of ADC is passed to the next operational
block. In the Zero-IF receiver implementation in Fig. 2.9, the ADC is connected
to the baseband processor. In this case, the reconstruction filter that shapes the
digital data after the ADC is ignored.
In a conventional ADC system, ADC wordlength (i.e., N) at a constant size
will be delivered to the baseband for each input cycle. However, in ReADC, this
wordlength size can change. In an 8-bit to 12-bit ReADC, the wordlength varies
from a minimum of 8 bits to a maximum of 12 bits. The baseband must know
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exactly the size of each wordlength sent by the ReADC. This is very crucial at the
later stage where the digital data is converted to analog via DAC. If the baseband
expects a 10-bit data string, but receives an 8-bit or 12-bit data string instead,
there will be an error in transmission or the data will be processed incorrectly, as
illustrated in Fig. 5.14.












Figure 5.14: Data-passing between ADC and baseband block
So far, this issue has not been discussed in the literature analysed in Chapter
3. In the SDR implementation, the change in the wordlength can be notified to
the baseband at the same time ReADC changes its N value. However, the base-
band must use a different hardware configuration each time to receive a different
ADC wordlength size. These changes in hardware or software configurations and
settings should be considered as a part of the ReADC system. The changes carry
additional reconfigurable overheads. In certain cases, if the overhead is not im-
plemented properly, it might exceed the main ReADC module in terms of power
and area penalties.
To solve the problem of data passing between ReADC and the next functional
modules, the first few LSB bits of the ADC wordlength are truncated when not
operating at the maximum resolution, Nmax, as shown in Fig. 5.15. No additional
reconfiguration schemes for the baseband are required when expecting digital data
from the ADC. Furthermore, the encoding will be much simpler where the encoder
for the truncated bit can be set to idle. The truncation process is a simple method
used in digital design to reduce wordlength [157].
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During the operation of lower resolution, i.e. N < Nmax, the truncated bits will
have no SA value. As a result, using this truncation approach, the computational
complexity is reduced. In hardware, this will lead to a reduction in the power
consumption.
















Figure 5.15: Data-passing between ADC and baseband block with the wordlength
truncation method
5.7 Application of the Adaptive Algorithm in
Pipeline ReADC
The pipeline architecture is chosen to implement the adaptive algorithm. This is
due to its scalable configuration that enables linear power scaling. The details of
the reN algorithm are also presented. The study will discuss the algorithm and
the approach in detail. The system is simulated using MATLAB to demonstrate
its functionality. The results are analysed and discussed.
5.7. Application of the Adaptive Algorithm in Pipeline ReADC 95
5.7.1 System Setup
The generated UMTS signal is used as the test signal in this simulation. This
signal also has FS range of 2V with a maximum and minimum signal fluctuated
in the ±1V range. The analog test signal is fed through the ReADC. Digital
data obtained by this digitisation process are used for the SA computation to
reconfigure the ReADC.
The pipeline ADC utilises a granular flash block [158–160] and is suitable for
ReADC implementation. The adaptive algorithm is implemented as a control
unit of a pipeline ReADC. Figure 5.16 illustrates the proposed ReADC system.
It contains of N pipeline stages for an N -bit ReADC. Each stage is connected to
the configurable switches to switch the block ON and OFF. An adaptive control
unit (ACU) controls the switches for all stages. The ACU reads and processes the
digital output of the ADC for each sample.

























Figure 5.16: Pipeline ReADC with the ACU
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(a) Variation of N for seven time slots

















(b) SA result of a 6-bit to 10-bit ReADC for
seven time slots
Figure 5.17: BER against N of UMTS signal for SF= 64
5.7.2 Adaptive Resolution
Algorithm 2 for a pipeline ReADC describes the adaptive mechanism for reN
in detail. Figure 5.16 illustrates the architecture of an adaptive pipeline ADC
for reN. The resolution of the ReADC varies from 6 bits to 10 bits depending
on the fluctuation of the amplitude. If the ReADC operates at 6 bits, then the
last four LSBs are set to zero. In contrast, when the converter operates at full
resolution, then all the bits are active. Initially, ReADC begins its operation with
a 10-bit conversion. After each Tmeasure, the decision of changing N is made and
consequently, this decision is held until the end of the next measurement cycle.
The variation of N in the time domain as observed in seven time slots is
recorded in Fig. 5.17(a). Since the threshold values are set within full resolution
range, N varies from 6 bits to 10 bits. The variation is a similar pattern to the SA
result presented in Fig. 5.17(b). This can be clarified further by overlapping the
SA and N results, as shown in Fig. 5.18. Although there are few occasions where
St shows slightly higher results at Nmin than at other time during this operation,
this St value does not exceed a vt4 that could increase the resolution.
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Algorithm 2 Adaptive Algorithm for Reconfigurable Resolution
1: Initialise parameters; set threshold values vt1, vt2, vt3 and vt4
2: Start converter with N -bit resolution
3: Measure the difference in SA, α of two successive digital outputs of ADC Bi
and Bi+1 within an interval Tmeasure of 4 UMTS time slots (n = 4 × 10240
samples)
4: Accumulate the SA of digital outputs within this interval Tmeasure of n samples
5: Compare the total SA values, St at the end of each interval Tmeasure with the
threshold values, vtl
6: for Nmin = 6 < N < Nmax = 10 do
7: if St ≥ vt1 then
8: return N = 10
9: else if vt1 > St ≥ vt2 then
10: return N = 9
11: else if vt2 > St ≥ vt3 then
12: return N = 8
13: else if vt3 > St ≥ vt4 then
14: return N = 7
15: else if St < vt4 then
16: return N = 6
17: end if
18: end for
19: ADC operates with the calculated resolution from step 6 to 18 for the remain-
ing UMTS frame (Tidle)
20: Continue conversion with resolution as step 3 to 19
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Figure 5.18: Variation of SA and N of a 6-bit to 10-bit ReADC for seven time
slots
5.8 Bit-to-Error Rate Evaluation
The robustness, efficiency, and effectiveness of the adaptive algorithm are evalu-
ated by comparing the effect of changing N with the BER of the reconstructed
signal. For UMTS applications, the BER requirement is specified by the 3GPP
documentations.
5.8.1 Simulation Setup
The received data in the baseband are compared with the transmitted data for
the BER comparison. As illustrated in Fig. 5.19, the baseband digitises the
signal using a fixed 10-bit DAC. At the receiver front-end, the resolution of ADC
is changed from 6 bits to 14 bits and the recovered data is compared with the
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original data. The range of N is extended to 14 bits to increase the observed























ADC o/p digital data
Figure 5.19: System setup for MATLAB simulation
5.8.2 BER Result for Different N Values
The BER results against the variation of N are recorded in Fig. 5.20. Figure
5.20(b) is a logarithmic presentation of the BER of Fig. 5.20(a). As N varies from
14 bits down to 1 bit, the BER becomes worse. For the receiver, the requirement
of BER below 10−3 must be fulfilled [30]. Therefore, from the graph, the value of
Nmin is 5 for SF= 64. However, N = 6 is chosen due to the BER being well below
10−3 to ensure the requirement is preserved.
The error occurs in this simulation as a result of reducing the resolution of
the ADC. In other words, the quantisation error at the lower N value is highly
dominant and cannot be ignored.
5.8.3 Discussion
Since there is a correlation between SA value and the amplitude scaling, the
algorithm is used to adapt at different amplitude range. Generally, when the
amplitude range is reduced in a frame duration, this implies a low SA during this
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(a) BER vs. N for SF = 64

















(b) BER vs. N for SF = 64 (log. scale)
Figure 5.20: BER against N of UMTS signal for SF= 64
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period. Hence, the converter is allowed to operate at a lower N value.
Furthermore, since the signal is evaluated for each frame, the decision to change
is unique for that particular frame. This will ensure that any variation for other
frames will not affect the operation of the current interval. Moreover, a constant
observation period of a frame enables the signal to be evaluated periodically and
effectively. This concept is similar to the analysis of the FFT, since the observed
window is set to a particular period where the longer the period, the better the
result could be obtained.
The implementation of the adaptive algorithm, however, must also consider
four design issues. Firstly, since the SA computation involves an ADC wordlength
where each bit is important, Nxt is set for the entire ADC wordlength. It is
also possible that a fine step change in amplitude is less favourable. Therefore,
computation can only consider Nxt for the first few MBS bits. Similarly, if a small
step change in the amplitude is the main interest, Nxt is set to the last few MBS
bits.
Secondly, in this design, Tmeasure is set to half of the frame duration. It is pos-
sible that the interval of Tmeasure could be set to less than that amount by further
investigation. If this period can be reduced, then the response and effectiveness
of the algorithm could be increased. As the idle duration of the algorithm is in-
creased, then less time is taken for Tmeasure to compute the SA result. However,
the reduction of Tmeasure must not alter the result. This issue will be investigated
further in the next chapter.
The third case considers the threshold setting to ensure adaptivity. Since
there is a correlation between SA value and the amplitude variation of the signal,
the threshold values are derived from this result. However, at the moment, the
amplitude reduction is chosen to be at most 30% from the maximum value or
equivalent to half-power reduction. This has set the range of St to be within
1% of the maximum St computed by the SWAM module. This issue may be
investigated further in the future to reach more accurate results.
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The thresholds could also be set by a simple mathematical approach by con-
sidering the minimum and maximum value of St of a fixed 10-bit ADC. These
values are normalised to the maximum possible SA result at a period of Tmeasure
of n samples. This approach, although adequate, is less accurate than the first
approach, where an exact St result is considered. The effect of different threshold
settings will be discussed further in the next chapter.
The encoding technique for the ReADC is also analysed. Other modules must
know the effect of varying the ADC output. To avoid a complicated solution that
could lead to hardware complexity, a truncation method is used. In this case,
when the converter operates with the resolution less than maximum then the
corresponding bits are truncated and assigned to zero. Therefore, other adjacent
modules see this as a ‘0’ bit.
The BER is an important indicator for observing the performance of a system.
It underlines the strict specifications that need to be fulfilled to ensure correct
operation. By considering the effect of varying N values on the BER performance,
the minimum value for the ReADC is determined. It is expected that higher
N values contribute to better BER performance. Nevertheless, the relationship
between N and BER has enabled the adaptive algorithm to work within the
specific requirement of UMTS.
The reduction of SA is a significant result since it affects the total power
consumption Ptotal of a CMOS circuit as expressed by (5.12), which consists of
three different parts: switching power Pswitching, short-circuit power PSC , and
leakage power Pleakage, as described in [161,162].






ddf) + (ISCVdd) + (IleakageVdd)
(5.12)
where Sw is the SA factor, ISC is the short-circuit current, and Ileakage is the
leakage current. The product of SwCload is known as switched capacitance, and
Sw defines the number of gate output transitions per clock cycle.
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Therefore, in this pipeline ReADC implementation, the total power consump-
tion is reduced not only by varying N values, but also as a by-product of lower
SA results. However, since the analog part dominates the power consumption
for a pipeline ReADC, then the reduction of power by low SA is less signifi-
cant. However, for other ADC architectures and different applications, a lower
SA value could be influential. Finally, with an algorithm implemented as adaptive
controller, reN is able to adapt to the amplitude variations.
5.9 Summary
This study focuses on the reconfigurability issue of ReADCs. Consequently, the
SWAM algorithm for a reconfigurable converter is proposed and its adaptive func-
tionality has been verified successfully. The algorithm manipulates the ADC
digital output activity and regulates the converter resolution through an adap-
tive digital controller unit. The increment and decrement of N is determined
by threshold values vtl and the length of the measurement period Tmeasure. As
an implementation, the controller is designed for a pipeline ReADC. However,
other typical converter types, such as flash, SAR, and Σ∆, may benefit from this
algorithm since the main ADC unit involves only small circuit changes that in-
clude simple configuration switches. Simulation results demonstrate the algorithm
is simple and the feedback loop implementation requires low computational com-
plexity. For 6-bit to 10-bit ReADC, the average power saving of a pipeline ReADC
is approximately between 10 and 40 %. In this case, the range of Nmax and Nmin
defines the maximum reduction. The results have also verified that the algorithm
is real-time reconfigurable according to signal variation and power scalable with
N .
As an extension of the analysis to the proposed adaptive algorithm, the effects
of parameter settings are evaluated in the next chapter.
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Chapter 6
Effects of Parameter Settings on
the Adaptive Algorithm
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6.1 Introduction
The performance of the proposed adaptive algorithm in Chapter 5 relies effectively
on its parameter settings, composed of the following:
• The measurement interval Tmeasure and consequently, the number of samples
n in this interval, and
• The threshold values.
Therefore, finding the right values for the parameters is important to optimise
results and improve the algorithm efficiency. The optimisation of parameters has
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been used widely in search algorithms, such as evolutionary computation [163,164].
The purpose of the study is to investigate the effect of each parameter on the
algorithm that contributes to the final solution. In this chapter, a detailed analysis
is made according to factors that determine the SA values of the ADC outputs.
Consequently, proper solutions for a specific application can be found to achieve
more precise and efficient results.
6.2 Parameter Tuning
The parameter space of the adaptive algorithm is evaluated in terms of (i) different
UMTS time slots (i.e., the number of samples n in a period of Tmeasure), and (ii)
the relationship of the SA and the variation of the signal amplitude that leads
to setting of the threshold values. In addition, the dependent of the BER on the
variation of SF at the baseband is also observed.
With different sets of parameter settings, the SA value is determined by se-
lecting a variable to observe the impact on the algorithm and to vary its values.
Generally, other parameters are fixed at constant values. For example, when de-
termining the effect of Tmeasure on the SA value, Tmeasure is changed from 1 to
14 UMTS slots in a frame. Meanwhile in this analysis, the threshold values vtl
are set according to the initial observation of the conventional ADC at a specific
Tmeasure. Similar to the previous chapter, Nxt is fixed as 10 bits to consider the
entire wordlength. The impacts of parameter variations on the adaptability of the
pipeline ReADC are analysed.
6.2.1 Duration of Tmeasure
A UMTS frame consists of 15 time slots. The SA responses for different lengths
of the slot are studied. The sample of UMTS signal is normalised to the observed
time slot. For example, in the first simulation, the SA result is computed only
during the first time slot of the UMTS frame (Tmeasure = 1 slot). No computation
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is made for the remaining 14 slots of the frame (Tidle = 14 slots). The observation
only considers the maximum Tmeasure up to 14 slots and 1 slot for Tidle. Figure
6.1 illustrates the description. The SA is measured again during the first time
slot of the next frame and the process remains until all the frames are used. The
average value of St, ⟨St⟩ for the first time slot is determined, and the results are
normalised to the maximum theoretical SA value, St(MAX) for that specific time
slot. If n is equal to 5120 samples for a slot, then for a 10-bit ADC, St(MAX) is
equal to 5119× 1023, as given by (5.11).
Slot i+1 Slot 14Slot 0 Slot i
Tframe = 10 ms
Slot 13
Tmeasure Tidle
Figure 6.1: SA computation for different UMTS time slots
The parametric simulation of varying the length of Tmeasure can be described
in detail by considering Fig. 6.1. The UMTS frame duration is divided into two
main intervals, Tmeasure and Tidle, mentioned previously in the last chapter. During
the measured interval Tmeasure, samples from the ADC outputs are processed to
decide the change. Meanwhile, Tidle is the period in which the converter operates
with the newly computed resolution value during the duration of Tmeasure.
Since each frame composes of 15 time slots, the SA result is computed by vary-
ing Tmeasure for different lengths of slots. Consequently, n for the SA computation
can be determined by analysing the SA values for different UMTS time slots. The
first sample is taken at the beginning of the frame, and the measurement stops at
the end of Tmeasure. For each slot, n is equivalent to the ratio of the slot duration





where Tslot is 666.67µs. Usually, a sampling rate four times faster than the chip-
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rate is considered. Thus, fs is 15.36MHz, where n is equivalent to 10, 240 samples
in a slot. Furthermore, since Tmeasure is fixed at a specific interval, this will benefit
the hardware implementation. The cyclic nature of the measurement interval
makes the hardware realisation very practical, because the hardware can operate
with a finite and periodic clocking sequence.
If Tmeasure duration is reduced but the SA result is constant for the rest of
the frame, then the adaptive response can be increased. In other words, the aim
of varying Tmeasure for different time slots is to identify the minimum value of
Tmeasure that can give a consistent SA result.
It is important to determine a specific duration for the observed time Tmeasure
for SA computation. Practically, Tmeasure should be kept as short as possible. This
is because the internal operation of an adaptive circuit can be kept to a minimum,
and the converter operates with a N value determined during this period. The
SA value measured during Tmeasure, however, it should also represent the value for
the entire frame. In other words, the SA value must be constant after a certain
period of time within the same UMTS frame.
6.2.2 Threshold Values and Ranges
In the previous chapter, the correlation between the SA values and the variation of
signal amplitude of the UMTS was used to set the threshold values. However, the
reduction in signal amplitude is considered up to 30% or an amplitude reduction
to half power only. In this study, a different range is chosen and compared with
the previous result. For this simulation, Tmeasure is set to the value optimised from
the previous section.
Previously, the thresholds could also be set using a simple mathematical ap-
proach using minimum, mean (average), and maximum values. However, this
approach is not considered in this section since the result is similar to the ini-
tial approach that uses the SA correlation result. Furthermore, the correlation
analysis result shows a direct relationship between the SA value and the signal
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amplitude that makes the result more meaningful. In this case, the thresholds
are set by directly referring to the graph (Fig. 5.11). The SA result against the
variation of amplitude is recorded. Similarly, the variation of N against time slots
for different ranges is also presented and discussed.
6.2.3 Influence of Different SF Values on the BER Perfor-
mance
In Chapter 4, the BER is a function of Gp, which consists of spreading gain Gs
and coding gain Gc. The spreading gain, which is the ratio of the chip rate Rc
to the symbol rate Rs, is also known as the SF. Therefore, as SF is reduced, it is
expected that the value of BER will also drop. Thus, in this section, the effect
of changing SF value on the BER is observed. Since changing N at a specific
SF value contributes to different BER results, thus by varying the SF value, Nmin
values are deduced at the accepted BER level. These will specify the least possible
N values at different SF for the ReADC to preserve the required BER.
6.3 Results and Discussion
This section will discuss the effect of varying UMTS time slots and threshold
values on the SWAM algorithm performance. The results of BER for different SF
values are also analysed.
In particular, the experiments investigate the impact of changing these pa-
rameters on the adaptability of the algorithm as the values of the parameters
are increased. The results for all frames are collected, and the average value is
determined. The variations of N and St for reN are analysed.
6.3.1 Adaptive Response for Different UMTS Time Slots
We seek to find the minimum number of slots for the SA computation that rep-
resents the value for the rest of the frame. The number of time slots required for
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the SA computation is determined. In this section, the response of adaptive N
and St for different time slots are observed and discussed. For this simulation,
the algorithm is set with the threshold values as in Table 6.1, and the amplitude
is reduced up to half power. The sample of the UMTS signal consists of over 200
frames. At the end of Tmeasure for each frame, the N value for the rest of the
frame duration is determined based upon the SA computation. Total results for
the entire signal are accumulated and the average value is calculated. At each
simulation, the duration of Tmeasure is increased from 1 slot to 14 slots. Alto-
gether, there will be 14 simulations, and the average value is computed for each
simulation. The results of average resolution Naverage and St are recorded.






6.3.1.1 Average Resolution Result for Different Time Slots
The response of the adaptive algorithm is presented in Fig. 6.2. From the figure, it
is found that the average resolution of the entire sample, Naverage reaches relatively
a constant value after four slots. A Naverage of 6.75 bits is found from the graph.
There might be a slight fluctuation in the average resolution after these four slots.
However, between 4 and 14 time slots, the deviation is only around ±1% from the
average value.
6.3.1.2 SA Result for Different Time Slots
The SA result for different slots of a conventional 10-bit ADC is shown in Fig.
6.3. It is noted that the SA result reaches a stable value only after four time
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Figure 6.2: Naverage against UMTS time slots
slots. This value is approximately 46.6% of St(MAX). Meanwhile, the SA result
against time slot for the ReADC is recorded in Fig. 6.4. Similar to the 10-bit
ADC, a stable value is found after four slots. However, this value is just slightly
lower than the 10-bit ADC, which is about 46% of St(MAX).
The SA comparison results for different time slots between ADC and ReADC
is illustrated in Fig. 6.5. From the observation, it can be concluded that the
minimum duration of Tmeasure is four slots since for both cases the SA values
reach constant states after four slots. This finding is sufficient to represent the
SA result for the entire frame.
The SA result for the ReADC is slightly lower, since the resolution adaptively
varies between 6 bits and 10 bits. When the ReADC operates at a lower N value,
the truncated bits carry no SA value. Although the SA result shows only a little
difference between ADC and ReADC implementations, it becomes evident when
Naverage result is considered. The ADC operates at the full resolution of 10 bits,
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Figure 6.3: SA result against time slots for a 10-bit ADC



















Figure 6.4: SA result against time slots for a 6-bit to 10-bit ReADC
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while ReADC has an average value of 6.75 bits. In pipeline implementation, this
implies as much as 32.5% of the average power is saved by using a ReADC. This is
a favourable result for the power-constraint devices, because more power savings
are translated into a longer operation time.




















Figure 6.5: SA comparison of a fixed and reconfigurable ADCs
The normalised results, however, are not suitable for hardware implementa-
tion since fixed-point operations are used. Therefore, accumulative SA results,
St(accum.) will be used instead. The accumulative results, as shown in Fig. 6.6,
indicate that the maximum value accumulative SA value, St(accum. max.) is
linearly proportional to the number of UMTS slots. For example, the maximum
accumulative value for five time slots is nearly 2.4×107 changes. This is equivalent
to St(MAX) multiplied by with the maximum measured SA value, St(max).
In conclusion, the minimum duration for Tmeasure to reach a constant value that
represents the St result for the rest of the frame is four UMTS time slots. With
an adaptive implementation, the internal operation of the ADC has decreased by
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Figure 6.6: Maximum SA result for different time slots: ADC and ReADC
1.5% as observed from the SA computation. Since the results in Fig. 6.2 are also
lower in Naverage compared with a conventional ADC, the reduction of ReADC
power consumption is twofold: lower internal SA operation and lower Naverage
value. This will translate to better power savings compared with a conventional
ADC. The reduction can be increased further by setting different values of the
threshold that reflect a lower Naverage. However, the BER must be fulfilled. In
this case, the minimum resolution of an adaptive ADC should not be smaller than
6 bits, considering ideal case implementation.
6.3.2 Effect of Different Threshold Values and Ranges
The relationship of the SA and variation of UMTS amplitude for four to seven
time slots is recorded in Fig. 6.7. The results for different slots are consistent in
shape. These graphs also confirm the conclusion from the previous section. The
figure is used as a reference to monitor the effect of different threshold settings on
the algorithm.
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Figure 6.7: SA result against variation of amplitude for four to seven time slots
Table 6.2: Settings for different threshold values and ranges
threshold
value





Different threshold value settings of the adaptive algorithm have different ef-
fects on the responses. Table 6.2 shows two different sets of values and ranges of
the threshold. The first range, called ‘range 1’, was implemented in the previous
section. This setting covers around 1% from St(max) or is equivalent to 19.2% of
the observed St (norm.) range. This implies up to 30% of the amplitude reduction
of the signal or −3dB of power (as in Fig. 6.7). As a comparison, the setting of
the second range, ‘range 2’, covers 5% from St(max) (the threshold values are set
to be within ±2.5% from the middle value of this range) or equivalent to 46.15%
116 6.3. Results and Discussion
of the observed SA range. This setting allows as much as a 50% reduction in the
analog amplitude or equivalent up to a quarter power (−6dB) to be monitored
and adaptively changes the resolution.
6.3.2.1 Average Resolution Result for Different Time Slots
Figure 6.8 shows the results of Naverage against UMTS slots. The responses of
both threshold settings are compared. For the first range, Naverage is recorded as
6.75 bits. Meanwhile, Naverage is 7.6 bits for the second range. In Section 5.6.3,
statistically, St(avg) is 0.463 for a 10-bit ADC. Therefore, it is noted that for the
second case, the adaptive mechanism mostly responded to threshold values greater
than vt3 since Naverage is greater than 7 bits. This threshold sets the resolution
boundary between 7 bits and 8 bits. The SA drops below the vt4 level only on
a few occasions. In contrast, lower Naverage is found for the ‘range 1’. This is
indicated by the adaptive response of ‘range 1’ since the lowest threshold value
vt4 is set to 0.463. Therefore, the adaptive mechanism responds to all possible N
values for the first range.


















Figure 6.8: Naverage against time slots for different threshold ranges
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6.3.2.2 SA Result for Different Time Slots
The effect of different threshold settings can be observed further through consid-
ering the SA response for both ranges, as depicted in Fig. 6.9. As compared to
‘range 1’, the SA result for the second range is higher where the average SA value
reaches 0.461 after four slots. This value is approximately 0.5% higher than the
first range. The result for the second range is slightly higher since Naverage is also
higher than the first range.
Throughout the simulation process, the results consistently indicate that the
minimum observed time slot is four to achieve a reasonable and consistent result.
Therefore, it can be concluded that the minimum period of Tmeasure is four slots, or
equivalent to 10,240 samples per slot at a sampling rate of 15.36MHz. Meanwhile,
Tidle is 11 slots or as much as 73% of whole UMTS frame duration.




















Figure 6.9: SA results against time slots for different threshold ranges
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SFI = 8 to 64
Figure 6.10: Simulation setup for BER vs. N for different SF values
Although the length of pseudonoise or PN sequence is not related to the adap-
tive algorithm, there will be effects of different PN length on the adaptive results.
As UMTS utilises the spread spectrum technique, the symbol bit Rs is spread
with the PN length. The spread data bit is also known as Rc. Thus, the PN value
is equal to the SF.
In this section, the effect of changing SF is observed. A simulation setup for
changing the SF value of the I-channel at the baseband is shown in Fig. 6.10 and
the BER performance is observed. The SF value of the Q-channel is retained at
128. For the BER measurement, the setup is similar to Fig. 5.19 in Chapter 5.
The graphs displayed in Fig. 6.11 are observed. As SF is decreased from 64
to 8, the BER performance also decreases, as can be seen in Fig. 6.11(a). To
maintain the BER performance, the resolution needs to be increased to a higher
value if SF is decreased. By considering the result in the logarithmic scale in Fig.
6.11(b), to fulfil the requirement of BER better than 10−3, N values should be at
least 9 bits and 11 bits for the SF values equal to 16 and 8, respectively.
In summary, the value of SF has strong effect on the minimum resolution
Nmin of ReADC. As SF is decreased, the N value must be increased to overcome
the error introduced by the converter. To preserve the required BER, Nmin for
different SF values is summarised in Table 6.3.
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(a) BER vs. N with variable SF value





















(b) BER vs. N with variable SF value (logarithmic scale)
Figure 6.11: BER against N for different SF values
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The study of parameter space on the adaptive algorithm has given clear infor-
mation on the role performed by each parameter towards the adaptability of the
algorithm. For the sake of completeness, the effect of different SF values on the
BER performance is also scrutinised.
The measurement duration Tmeasure of the SA to determine an N value is
extracted from the result of SA against UMTS time slots. In the study, it is
found that the minimum duration of Tmeasure is four UMTS time slots. For the
sampling rate of four times the signal bandwidth, n is 40,960 samples.
Equally important are the threshold values setting controls Naverage and Nmin
throughout the conversion. The thresholds are set by observing the SA result
of the conventional ADC. The settings must also take into account the BER
performance to ensure the requirement is fulfilled.
These values are highly influential on the response of adaptive algorithm to-
wards signal fluctuation. In other words, the threshold values control the adaptive
variation according to signal condition. Therefore, selecting the right values for
vtl is important.
In addition, at the baseband, SF is important in data protection, as SF= 64
gives better immunity against noise than other lower values. Consequently, a high
SF decreases the Nmin value, and the requirement for higher resolution ADC can
be relaxed.
Finally, from the investigation, it is concluded that to achieve the best perfor-
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mance for the adaptability of the algorithm, the following parameter values are
suggested:
• The minimum value of n is equivalent to four UMTS time slots (4 × Tslots)
• To cover full-scale adaptive resolution between 6 bits and 10 bits, vtl is set
to a range of 30% of signal reduction that includes vt(max) and vt(min) as
Table 6.4 shows.




• To preserve the required BER, the values of Nmin for different SF settings
are summarised in Table 6.5.






In the next chapter, the SWAM algorithm is implemented in ASIC to evaluate
the performances in terms of timing, area, and power. Consequently, the overhead
introduced by the ACU is analysed. The hardware module synthesised by the
algorithm is discussed, and its impact on the ReADC system is investigated.
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7.1 Introduction
This chapter presents the implementation of an adaptive algorithm for the ReADC
developed in Chapter 5. The behaviour of the algorithm is coded and the func-
tionality is verified using Verilog HDL. The ACU module for the reN is developed.
The module is synthesised using UMC 0.18µm CMOS technology. The timing and
area results are evaluated. Similarly, the performance in terms of power consump-
tion is examined.
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We begin the chapter with a suggested power estimation model for reN used to
measure the reconfiguration overheads. For the sake of completeness, the estima-
tion model for reFs is also included. The models evaluate the overhead introduced
by reN and reFs separately, using the information of ReADC design at the system
level.
7.2 Power Estimation for ReADCs
Normally, a conventional ADC consists of two main blocks. The first block is an
analog unit (AU), such as flash, pipeline, SAR, Σ∆, and so on. Meanwhile, the
second block is a digital unit (DU), performing encoding, error-correction, register,
decimation process, or as digital output buffer. Figure 7.1 shows operational block
















(b) Block diagram of ReADC
Figure 7.1: Conventional ADC and ReADC operational blocks
Considering Fig. 7.1(a), generally the power consumption of a conventional
ADC can be written as (7.1).
PADC = PAnalog Unit (AU) + PDigital Unit (DU) W (7.1)
In the reconfigurable approach, since an ACU is required, as illustrated in Fig.
7.1(b), the power consumption of ReADC can be written by adding the term
PACU as shown below:
PReADC = PProg. Analog Unit + PProg. Digital Unit + PACU W (7.2)
7.2. Power Estimation for ReADCs 125
The ACU is used to trigger the configuration process. In general, it sends the
configuration switches in the same concept as FPGA.
7.2.1 Power Estimation of Reconfigurable Resolution
ReADC is a modified ADC module, as illustrated in Fig. 7.1(b), and consists of
a programmable analog unit (PAU) and a programmable digital unit (PDU). An
ACU completes the feedback loop that performs measurement, evaluation, and
decision for the ReADC architecture. Therefore, (7.2) can also be written as
PReADC = PPAU + PPDU + PACU W (7.3)
Since the PAU contains extra but simple configurable switches compared with
an analog unit of a conventional ADC, then the PPAU can be approximated to
PAU , the power of the analog unit. Likewise, PPDU is relatively equal to PDU , the
power of the digital unit, since a simple truncation method is used. Furthermore,
a digital unit is included for encoding, error correction, digital register or output
buffer for an ADC and consumes relatively less power than an analog unit does.
Similarly, since the PDU only includes a small extension part for reconfigurability,
then the PPAU is much greater than the PPDU . Moreover, the ACU performs more
complex digital functions than the PDU, thus in this case, PACU is relatively much
larger than PPDU . By considering these conditions, (7.3) is compared with (7.1)







A pipeline ADC is used in wireless communication due to its medium to high N ,
and it operates with medium to fast fs [22, 120, 165]. It consists of a number of
stages that are directly proportional to N . Each stage has a minimum of one com-
parator. With a common implementation of 1.5 bits per stage, two comparators
are required for each stage. Therefore, in a pipeline ReADC case with a maximum
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+ PACU W (7.6)
where M is the total number of stages, which is effectively 1 bit per stage,
Pcomparator is the comparator power, and κ is power coefficient according to other
circuit elements, such as SH, sub-digital-to-analog converter (sub-DAC), and so
on. Since the comparators dominate the power of each pipeline stage, then the
power for each stage is approximately equal to κ.Pcomparator. Thus, for a pipeline
ReADC, the resolution is reduced by switching off stages completely, starting with
the LSB. From (7.4) and (7.5), two cases can be considered. Firstly, the ratio pre-
dicts how much the power is contributed by the ACU relative to a conventional
ADC. Secondly, by keeping the ACU at minimum, the power consumption can be
varied linearly with N .
Meanwhile, since DSP is used, the power consumption by a granular pipeline






.Pblock + PDSP + PSH + PDEC W (7.7)
where Pblock is the power of single pipeline stage, PDSP is the power consumption
of DSP, PSH is the power consumption of sample-and-hold circuit, and PDEC is
the power of decoder unit.
7.2.2 Power Estimation of Reconfigurable Sampling-Rate
As the ReADC requires an ACU to perform the adaptive operation correctly, the
power consumption is given by a generic equation:
PReADC = PPAU + PPDU + PACU W
7.2. Power Estimation for ReADCs 127
At the system level, by considering Vdd and the total current Itotal that flows into
a circuit, the power consumption is given by
P = Vdd.Itotal W (7.8)
Any application using an analog circuit has to make sure that the capacitances
(input, output, or intrinsic) have to be fully charged and fully discharged for the
system to work properly. A charge of Qc coulombs of the largest capacitance C
must be stored within the sampling interval ts, which is 1/fs given by
Q = I.ts C (7.9)
and
Q = C.Vdd C (7.10)






Since C and Vdd values are fixed, P will increase when tsdecreases. This result
implies that for higher fs, the power increases. To gain better insight, each element




.(a1 + a2 + a3) W (7.12)
where a1, a2, and a3 are power factor coefficients for the PAU, PDU, and ACU,




.(b1 + b2) W (7.13)
where b1 and b2 are power factor coefficients for analog and digital units, respec-
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tively. Similarly, PPAU ≈ PAU , PPDU ≈ PDU , and PACU > PPDU . Therefore, by













Two cases can be considered from (7.14). Firstly, the ratio reveals how much
the power is dissipated by the ACU in reFs mode relative to a conventional ADC.
Secondly, by keeping PACU at minimum, the equation reveals how much the power
can be saved when reducing the fs value. In this case, maximum PReADC occurs
when t̂sample = tsample.
7.3 Design and Implementation of Adaptive Con-
trol Unit
The realisation of an adaptive algorithm for reN into ASIC involves three design
stages. Firstly, the algorithm is transformed into hardware architecture. The
algorithm is analysed and appropriate circuit topologies are considered. Then,
the architecture is simulated at the register transfer level (RTL) to verify the
functionality. Finally, the design is synthesised and later, it is placed and routed.
Consequently, the performances are evaluated in terms of speed, area, and power
consumption.
7.3.1 Methodology and Design Flow
The ASIC design in this chapter has adopted the design flow described in Section
2.8. In this chapter, the design involves architectural simulation (i.e., RTL), gate
level synthesis, and physical implementation.
Using MATLAB simulation as elucidated in Chapter 5, the algorithm is im-
plemented in floating-point arithmetic. Hardware design, however, requires fixed-
point implementation since hardware resources are limited. Therefore, the opera-
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tion and reference values are implemented in an integer operation. The hardware
design is coded using Verilog for both RTL simulation and synthesis. A CMOS
technology library of 0.18µm is used for both gate level synthesis and physical
implementations.
To test the functionality of the hardware, the output of a 6-bit to 10-bit ReADC
from the system level simulation is converted to a text file. The file that contains
the binary representation of the UMTS signal is used as the input of the ACU,
and the performance is evaluated.


























digital output, B = (b1…bN) bits 
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Figure 7.2: ReADC architecture
The binary-weighted ACU architecture is separated into two parts, as shown in
Fig. 7.2. One part is used to measure the SA of the ADC output. This module is
known as the SWAM unit. Another module is called the configuration unit (CU),
and its operation is controlled by the configuration signal from the SWAM unit.
This signal carries information for the switching configuration of reN operation.
The SWAM module involves a detection process, and it is the main part of
the architecture. It consists of the SA measurement circuit, an accumulator, a
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digital counter, a digital comparator, and memory cells. A reset synchroniser is
also included to reset the circuit during power-on state.
The SA measurement circuit is developed using XOR gates and a simple
weighting circuit. The accumulator uses the counter to collect a specific ReADC
output of n samples in the duration of Tmeasure. Meanwhile, memory cells are
built using D flip flops (DFFs) and used to store an intermediate computation
result and the threshold values. The digital comparator evaluates the difference
between SA and the thresholds.
The outcome of the comparison process determines the configuration switches
for reN. In a pipeline ReADC implementation, the reconfigurable switches will




















































Figure 7.3: Hardware architecture of binary-weighted ACU implementation
To compare the same behaviour of the UMTS signal between system level
simulation and the hardware implementation, the digital outputs of the ADC from
the MATLAB simulation are recorded in a text file. The text file contains a binary
representation of the UMTS signal for each sample. Three digit hexadecimal (hex)
numbers are used for each sample since a maximum of 10 bits is used for the
digitisation process. This file is used as an input for the hardware architecture
to observe its functionality. Each sample will be read by the hardware at every
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clock cycle until the end of the sample.
Figure 7.3 shows detailed hardware circuitry of the ACU. At each clock inter-
val, the SA of the ReADC output, Bin (parallel data) is measured by considering
the binary-weighted hamming distance between the current converter wordlength
and the previous wordlength. Since all bits of the ReADC are considered, 10 par-
allel XOR gates are used for the parallel ReADC output. The weighted hamming
distance result for each gate xi is connected to a weighting circuit, which simply
consists of memory cells connected directly to each XOR output. The number
of ‘ones’ from XOR gates is computed, and an intermediate result is stored in
the memory cells, mem[0] to mem[9]. This memory is updated at each clock
cycle, and this intermediate result is collected by the accumulator for a duration
of 40, 960 samples (n = 40, 960). This is equivalent to 4 × Tslot length. Alto-
gether, as much as 10, 240 samples for each Tslot are processed. At the same time,
the counter measures the number of samples, and the ‘end-of-counter’ signal is
triggered when the required samples are collected.
Initially, the memory cells are loaded with reference values, thresholds vt1, vt2,
vt3, and the lowest threshold vt4, as described in Table 5.5. Since the St(MAX)
is 27F5C01hex, all threshold values are set by multiplying St(MAX) with the
normalised values.
At the end of each interval Tmeasure in a frame, the result of St is compared
with the threshold values. A configuration signal is triggered from this process.
If St is higher than vt1, then the signal is sent to the CU to operate with a full
resolution. Likewise, when St is lower than vt4, the CU will be loaded with a
control signal to operate with a minimum resolution. Similarly, the converter will
vary the value of N adaptively when St value is in-between these minimum and
maximum threshold values.
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7.4 Configuration Scheme for Reconfigurable Res-
olution
In this section, the configuration mechanism for reN is explained. The CU for
the reN consists of reconfiguration switches. Figure 7.4 illustrates how the reN is
implemented. The example considers a reN adaptation of 6-bit to 10-bit. A config-
uration switch uses 16-bit data preloaded with the sequence ‘0000 0011 1111 1111’
or 03FFhex for 6-bit operation. The first two MSBs of the sequence are neglected,
and the next ten MSBs are used to control the configuration switches of the
pipeline ReADC. Meanwhile, the last four LSBs are used as an intermediate lo-
cation for the shifted data. This data are shifted to the left when N is increased
and shifted to the right when N is reduced, as shown in Fig. 7.4. Therefore,
for 6-bit conversion, the control sequence is also represented by 03Fhex, which the
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N = 4 N = 9
Figure 7.4: Configuration scheme for reN
7.5 Results and Discussion
7.5.1 RTL Simulation
Figure 7.5 shows the result of Verilog RTL simulation. Initially, the ACU triggers
the configuration switches to operate with Nmin value of 6 bits as indicated by
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‘readc’. This 12-bit switch is equivalent to ‘03F ’ in hexadecimal. Only the last 10
LSBs are used as configuration switches. In Fig. 7.5, ‘b’ represents the input of
the ACU that reads the 10-bit of ReADC wordlength. Originally, a 10-bit ADC
output is supplied to the ACU module and indicated by ‘a’. Meanwhile, ‘d’ is the
delayed input, ‘x’ is the output of XOR logics, and ‘mem’ is the accumulation
process. For each ADC conversion cycle (‘endConv’), the SA is calculated and
is accumulated for a 4 × Tslot duration. At the end of the measured duration
(‘cnrT0 end’), the ACU compares the result with threshold values. This process
occurs when the flag for the end of the measurement period (‘cnrT end’) is raised.
The SWAM module is reset after each Tmeasure duration and is idle during the rest
of the UMTS frame duration, Tidle. The ACU shows its adaptivity by changing
from 10 bits (3FFhex) to 9 bits (1FFhex), 8 bits (0FFhex), and 6 bits (03Fhex). In
this case, the first four LSBs of the preloaded sequence are neglected.
7.5.2 Synthesis and Performance Evaluation
The design is synthesised using a Synopsys Design Compiler with UMC 0.18µm/1.8V
CMOS typical library models. In Table 7.1, the ACU for a reN ADC with a max-
imum operating frequency of 100 MHz consumes a dynamic power (PACU) of
1907µW . From this amount, the internal power of 1461 cells consumes 97%. In
terms of area, its gate density is 3090 2-input NAND equivalent gates/mm2. The
ACU unit (AACU) occupies 99% of the area and only 1% is used for the reset syn-
chroniser. As much as 85% of 1461 cells is the combinational instances. The ACU
consumes most of the cell internal power: 98% of 1846µW . The reset synchroniser
utilises the remaining internal power.
As compared with the adaptive control unit implementation in [123,166] that
consumes a total power of 1.752W , the proposed ASIC implementation of an ACU
consumes just 1900µW of power at the most. The gate density is also small, only
3090. Furthermore, the feedback loop is short since the ACU is connected directly
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Table 7.1: ASIC performance of binary-weighted ACU
ACU (Binary Weighted) using SWAM Method
Maximum frequency 100 MHz
Process technology 0.18 µm CMOS









Cell internal: 1846 (97%)
Net switching: 61 (3%)
Total dynamic: 1907
Cell leakage: 2.9
to the digital output buffer of the main ReADC module.
Table 7.2: Reconfigurable overheads of ACU compared with the existing pipeline
ReADCs
ReADC fs (MSps) A (mm
2) P (mW ) % ( AACU
AReADC
) % ( PACU
PReADC
)
[121] 15.36 0.35 15 10.9 12.7
[167] 50 1.2 35 3.2 5.4
[168] 10− 40 1.15 72.8 3.3 2.6
[169] 40 1.9 72 2 2.6
[115] 80 1.9 94 2 2
Moreover, using the suggested power estimation model for reN, the power
headroom introduced by the ACU module is less than 13% compared with the
developed pipeline ReADCs (PReADC) with the same technology, as shown in
Table 7.2. The table indicates that the area overhead due to the reconfiguration
mechanism is also small, less than 11% compared with the area of the main
ReADC modules (AReADC) developed by using similar CMOS process technology.
The hardware implementation of ACU for reN reveals that the architecture
136 7.6. Summary
utilises simple circuitry and requires only small amount of logic gates. Conse-
quently, RTL simulation results have validated that the proposed adaptive algo-
rithm is suitable for ASIC implementation.
Although the hardware coding using Verilog has not been optimised to achieve
better area and power consumption, the results have already indicated that the
overhead introduced by the ACU is very small. Considering real-time adaptability
introduced by the ACU with signal variation (since it can respond to different
amplitude fluctuations), the module is considerably smaller and attractive for
low-power and battery-operated applications.
7.6 Summary
This chapter focuses on ASIC design, simulation, and implementation of an ACU
module for a pipeline ReADC. In the beginning, power estimation models for
ReADCs at the system level are suggested. The power models are presented to
estimate the additional power penalty due to the reconfigurability scheme and to
predict the power consumption of ReADCs, consisting of a variation of N and fs.
Then, an adaptive control module for reN is developed. The controller measures
the SA the ReADC digital output, manipulates and triggers the reconfiguration
switches for reN. The ASIC performance results exhibit small area complexity
with gate density, around 3090 equivalent 2-input NAND gates in 0.18µm/1.8V
CMOS. The power consumption of the ACU is only 1907µW . These values are
very small compared with the previous implementation of adaptive controllers
implemented in DSP. Simulation results also verified that the ACU is real-time
adaptive. The area overhead of the ACU is small, 11% at most. Meanwhile, the
power overhead introduced by the ACU module is less than 13%. Both area and
power overheads are measured in terms of the ratio between the ACU module and
the main ReADC module.
This method for measuring the SA of the ADC wordlength is an attractive
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concept because the variation of a signal can be distinguished using a simple
computational approach. It is shown that reconfigurability is achieved by the
hardware implementation of this method. To explore other potential uses of the
SWAM method, a noise detection system concept is presented in the next chapter.
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8.1 Introduction
Noise often limits the performance of the transmitted signals and degrades signals
quality. Moreover, the stochastic nature of noise makes it difficult to predict, and
hence, hard to detect. In hardware implementation, reduction of noise can only be
optimised in the baseband, where complex and intensive computation is executed
using the DSP. Although analog pre-filtering is applied at the receiver front-end
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to reduce interferences, fractions of noise still exist due to the non-ideality of the
device.
This chapter analyses a correlation between SA and noise level using the pro-
posed SWAM method. As a result, a method to detect noise strength in a noisy
signal is proposed. The functionality of the concept is verified using behavioural
simulations. Consequently, a noise detection module is implemented in an ASIC
hardware. This detection module provides an attractive solution for signal recov-
ery and data enhancement.
8.2 Noise
8.2.1 Overview
Unwanted disturbances, such as environmental noise, device noise, harmonics,
coupling, and crosstalk, often cause deterioration in signal quality. These are the
results of disturbance natures in channel or the non-ideality of a device, leading
to undesired time-varying voltage and current, and superimpose on an originally
transmitted signal. In nature, noise is normally random and difficult to predict.
In wireless communication, the presence of noise is difficult to detect at the
receiver front-end due to its passive analog components or limited function of ana-
log circuits. Usually, analog pre-filtering is used to suppress unwanted frequency
bands and out-of-interest signal components. Typically, a fixed time-constant is
used. Although a programmable filter [170] can also be used to select a signal
at a different frequency band, its configuration signal is sent from a digital block
either after signal evaluation or by user-defined selection. Therefore, noise predic-
tion and counter-measures are normally executed in basebands using DSPs, due
to their complex algorithms and intensive arithmetic operations.
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8.2.2 Source and Mechanism of Noise
Wireless channels are susceptible to noise and disturbances, since many forms of
wireless signals share the same open-air medium. To make the typical scenario
worse, noise is also present inside the receiver itself. In principle, there are two
types of noise: real noise and other unwanted components. Random charge car-
rier movements generate real noise. Meanwhile, unwanted components arise as
an effect of nonlinearity of components and circuits. Generally, both effects are
referred to as noise.
To minimise chip area, weight, and power consumption of electronic devices,
mixed-signal systems and single chip solution are implemented. Both analog and
digital functions are merged as system-on-a-chip (SoC) or system-in-a-package
(SiP). The analog part is very sensitive to noise, affecting the system performance.
It must be protected from unwanted disturbance, especially from the adjacent
noisy digital circuit. The digital block has better noise immunity, while the analog
block is very sensitive and more prone to noise [171]. To reduce noise, several
approaches have been implemented. At the semiconductor level, double and triple
wells for the CMOS are used [172]. Guard ring and buried layers methods can
also reduce noise coupling through substrate or electromagnetic coupling through
bond wires [173, 174]. Similarly, at the circuit level, analog and digital blocks
are arranged at distance, in a balanced configuration, in a symmetric topology
as well as with proper grounding [175]. Likewise, filtering, encoding, and channel
equalisers [176] are available methods to suppress noise at the system level.
8.2.3 Noise Measures
Due to its stochastic nature [177], noise is difficult to predict and thus hard to
detect. Up-to-date estimation and detection of noise involve a probabilistic func-
tion [178] that requires complex computation, hence intensive hardware operation.
Only DSP is suitable to perform such an operation, whereas implementation in
ASIC seems inappropriate due to the algorithm complexity. Although noise pre-
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diction and counter-measure are implemented successfully in DSPs, additional
time and power is also used. Therefore, preliminary noise detection that uses
available hardware resources with simple operation and at low-power consump-
tion is highly desirable. Such a module can relax the need for complex operation
in the baseband. As soon as noise is detected, the system has more freedom and
greater opportunities to improve signal quality.
8.2.4 Effect of Noise on ADC output
Since ADC is a transformation device, digital signals carry the same information
as analog signals, except in a different domain. Therefore, any rapid fluctuation
in analog amplitude is represented by a large variation in ADC wordlength. In
the presence of noise with large amplitude, the effect of noise becomes eminent.
Figure 8.1 illustrates a simple example of the effect of noise on the signal, in
which the amplitude of noisy signal deviates from its original shape depending
on the noise strength. Although certain types of signal are in noise-like forms,
the noise affects the actual amplitude and consequently, reduces its actual signal
strength.
As depicted in Fig. 8.1(a) (upper figure), a noiseless signal has shown smooth
continuity and the SA between samples is small. In the presence of noise, as shown
in Fig. 8.1(a) (lower figure), the signal is largely fluctuating, leading to significant
bit transition between consecutive samples. This effect can be demonstrated fur-
ther when the SH outputs between noiseless and noisy signal are superimposed, as
illustrated in Fig. 8.1(b). Magnitude differences exist between these signals and
consequently have different ADC outputs. Table 8.1 presents the digital outputs
of the first six samples of both noiseless and noisy signals.
The digital outputs between noiseless and noisy signals show the deviations,
especially for the last four LSB bits. The MSB is equivalent to the largest step
change in analog amplitude, and the LSB is equivalent to the smallest change.
Thus, from Table 8.1, noise has caused the amplitude variation and contributed to
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the fluctuations in ADC outputs, especially for the LSBs. Therefore, by monitor-
ing the digital changes between sampled signals, the difference between noiseless
and noisy signals can be distinguished.











Analog signal and Sampled−signal
 
 
Noiseless signal S/H Output
















Noisy signal S/H Output
(a) Noiseless and noisy signal
















Figure 8.1: Noiseless and noisy signals: analog and SH output comparison




0 B0: 10000000 B0: 10001101
1 B0: 11000000 B0: 11000111
2 B0: 11001100 B0: 11100010
3 B0: 11111111 B0: 11111111
4 B0: 11001100 B0: 11001000
8.3 SWAM Method for Noise Correlation Anal-
ysis
From previous observation and discussion, a noise correlation analysis that uses
the SWAM method of ADC digital output is proposed for signal enhancement and
preliminary noise detection. The algorithm of the SWAM method is discussed in
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detail in Chapter 5. Similar to the previous implementation for a ReADC, a noise
detection circuit requires the entire ADC wordlength for SA computation. Al-
though only the first few LSBs are necessary to determine small signal fluctuation,
the rest of the wordlength (MSBs) is used to measure large signal changes. In
short, the ADC wordlength can be seen as being similar to the analog signal that
carries two signal components, DC and AC, with DC components by MSBs and
AC components by LSBs.
8.3.1 System Setup
Figure 8.2 illustrates a proposed noise detection system. The digital output of the
ADC is fed into the SWAM module to calculate the SA value within an interval
Tmeasure on n samples. Then, SA is compared with a reference value of total SA
(SAref ) measured without the presence of noise (noiseless signal).
This implementation uses a conventional 10-bit ADC. Consequently, the entire
wordlength of 10 bits is used for the SA calculation. Additive white Gaussian noise
(AWGN) is used as the noise source in this setup. The noise is added to the UMTS
signal, and the noise amplitude is adjusted to obtain different SNR values. The
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Figure 8.2: System setup for noise correlation analysis and detection
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8.3.2 System Implementation
For system simulation, AWGN noise is added to the UMTS signal. The amplitude
of the noise is adjusted to obtain a SNR range between 10dB and 30dB. Therefore,
the effect of the noise that makes the amplitude vary from 30% to 3% of the FS
amplitude range is monitored.
A 10-bit pipeline ADC is used, and the output of the ADC is connected to a
noise detection unit (NDU) module (Fig. 8.2). The SAref of the noiseless signal is
measured as a reference. Then, the SA at different SNR values is measured with
an increment step of 2dB. To imitate the actual hardware implementation, the
sample is accumulated for five time slots or one-third of the entire UMTS frame
duration (i.e., n = 51, 200 for fs = 4fsig) and the average SA recorded.
8.3.3 Simulation Results and Discussion
MATLAB simulation results of SA for different SNR values are presented. The
effect of different weighted coefficients is presented for comparison. Three differ-
ent types of weighting coefficients are considered: binary-weighted of 2i−1 (i.e.,
1,2,4,8..), linear-weighted of i (i.e., 1,2,3,4..), and odd number-weighted of 2i− 1
(i.e., 1,3,5,7..) at the i-th position of each bit, for i ∈ N. Consequently, the imple-
mentation results of linear-, odd number- and binary-weighting are recorded and
discussed.
8.3.3.1 SA Against SNR for Different Weighting Effects
The system simulation result of the proposed noise detection circuit is presented
in Fig. 8.3. The SNR is varied from 10dB to 30dB with a 2dB step size. The
simulation is repeated 30 times and the mean values obtained. The accumulated
SA value at each SNR level is normalised with the SAref of the noiseless signal.
In the graph, due to high signal fluctuations in the presence of noise, small SNR
value results in a high SA. The activity decreases when the SNR is increased.
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Figure 8.3: SA result against SNR for different weighting effects
Linear- and odd number-weighted algorithms give the same results as shown by
the similar curves. Binary-weighted algorithms, on the other hand, show a greater
degree of freedom (DoF) where the range of the result has increased by approxi-
mately 155% comparing with linear- and odd number-weighted implementations.
This significant increment leads to greater DoF in noise detection. As a result,
the variation of signal due to noise level can be detected with higher accuracy.
Furthermore, with a larger SNR range, the advantage of weighted implementation
will be significant.
The result indicates that there is a correlation between the SA result and the
variation of the signal due to different noise levels. Therefore, the proposed ap-
proach could be used to detect the presence of noise in the signal. As a result, the
proposed solution provides preliminary noise detection that can assist in further
signal improvement.
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8.3.3.2 Variance of SA Against SNR
The variance result of 30 repeated simulations of SA computation in the previous
section is collected, and its mean value result is presented in Fig. 8.4. From three
different weighted algorithms simulated earlier, binary-weighted implementation
shows the most consistent result, as the variance is linearly proportional to the
noise level. As the noise level decreases, the variation of St becomes smaller.
Furthermore, it also gives the smallest value of the variance compared with other
weighting types. This indicates that the SA computation result for a binary-
weighted simulation is persistent and more reliable than the other weighting co-
efficients.






















Figure 8.4: Variance of SA for different SNR values
8.3.3.3 Effect of Different fs Values on SA Computation
The effect of varying the sampling frequency fs is observed in this section by chang-
ing from fs to 4fs. The value of fs is 7.68MHz, which is twice the signal band-
width. Therefore, in this analysis, fs is changed from 7.68MHz to 30.72MHz.
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Figure 8.5 shows the result for different fs value. For all fs values, the number
of samples measured is the same. In other words, Tmeasure is constant and equal
to five UMTS slots for different fs. As shown in the figure, the range of the
normalised SA is one-third of the UMTS frame and is increased with the increment
value of fs. The SA value doubles when fs is multiplied by factor of two. The
result indicates that the range of SA results and consequently, the DoF can be
improved with higher fs. However, the computational complexity is also increased
by a factor of two.























Figure 8.5: Effect of different fs values on the binary-weighted SA computation
8.4 Hardware Implementation
To verify the concept of noise detection circuit, the ADC output of the proposed
system in Fig. 8.2 simulated using MATLAB is saved into a text file. Both noise-
less and noisy conditions are considered. The text files for both cases contain
hexadecimal numbers that are used as the input for the hardware implementa-
tion. Therefore, the input file is the digital format of the UMTS signal from the
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digitisation process using ADC. Then, the SWAM module, implemented in ASIC,
reads the hexadecimal input that represents the binary format of the UMTS sig-
nal and processes the file. At first, the hardware functionality is checked with
Verilog-RTL simulation. After the results are verified successfully, the module is


















































Figure 8.6: Hardware architecture of binary-weighted NDU
Figure 8.6 shows the circuit architecture of a noise module for ASIC imple-
mentation, and the module is described in Verilog. This is known as the NDU
module. The input signal of the 10-bit data is generated using MATLAB. The cur-
rent 10-bit input is compared with previously delayed input by XOR gates. The
output of the XOR gates is accumulated using separate memory cells for each bit
and simultaneously to perform as binary-weighted elements. The SA between two
consecutive inputs is accumulated for the duration of five time slots. Each time
the ADC converts a sampled analog signal into digital output, the counter is trig-
gered and continues to accumulate the changes until it is reset for every interval
(one-third of the frame). At the end of an interval (cntrT end), the accumulator
output is compared with a reference value SAref stored in the memory (flops) at
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reset. This reference value is obtained from the SA results of a noiseless signal
of the same duration. The outcome of the comparison will trigger the detection
flag (noise detect), where one ‘1’ is assigned if SA is larger than SAref and ‘0’
otherwise. The process is repeated for every third of the frame duration.
8.4.2 ASIC Performance Results and Discussion
8.4.2.1 RTL Simulation
The architecture of SWAM module in Fig. 8.6 is implemented to form the NDU.
Figure 8.7 shows the simulation result of the NDU architecture. Similar to the
reN case, ‘b’ presents the input of the NDU, and ‘x’ indicates the output of XOR
between b and the delayed input ‘d’. The counter uses an end of conversion flag,
‘endConv’ from the main ADC unit to accumulate the samples. When 51,200
samples are reached, ‘cntrT end’ raises the flag to HIGH (‘1’). The average SAref
result of a frame for a noiseless UMTS signal is 1956000hex. The UMTS signal is
superimposed with an AWGN of 20dB strength. From the previous result (Fig.
8.3), St is 1.3 times higher than the reference value at 20dB. For this noise
strength, the reference is set as 20F0000hex. In this case, if St value is lower than
the noiseless reference, no noise is detected. Likewise, if the St is higher than the
reference at 20dB, noise is detected, and the NDU will trigger a flag to indicate
that a noise level higher than SNR of this value is detected. The simulation result
of the NDU shows that there is noise higher than 20dB after the tenth slot of the
first frame and after the fifth slot of the second frame.
8.4.2.2 Synthesis Results
The architecture shown in Fig. 8.6 is synthesised, placed, and routed using the
Design Compiler and Silicon Ensemble with a UMC 0.18µm/1.8V technology
library. Table 8.2 presents the ASIC performance results of the NDU module.
In terms of area, NDU (ANDU) consumes only 0.015mm
2, which is of 1230
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Table 8.2: ASIC performance of binary-weighted NDU
NDU (Binary-weighted) using SWAM Method
Maximum frequency 100 MHz
Process technology 0.18 µm CMOS









Cell internal: 1043 (95.5%)
Net switching: 49 (4.5%)
Total dynamic: 1092
Cell leakage: 1.4
2-input NAND equivalent gate density. The power consumption of the NDU
(PNDU) is 1092µW with 96 % of the total amount dissipated from 468 internal
cells. Another 4 % of power is dissipated from a total of 475 switching nets. The
maximum operating frequency is 100 MHz. The SWAM unit largely consumes
the internal power of 1043µW , which is as much as 96.7%. Meanwhile, only 2.4%
is dissipated by the power-on-reset (POR). From the 462 internal cells, 374 units
or 81% is combinatorial logic and the remaining 19% is non-combinatorial logic.
The results show that the implementation of NDU module occupies a very
small area and dissipates only a small amount of power. The module could be
integrated with an ADC unit that already exists in an electronic device to pre-
liminarily detect the presence of noise. Since the module consumes small power
and area overheads, it is suitable for low-power applications in a ADC-based sys-
tem. With extensive research in wireless communication towards SDR, a NDU
module offers an attractive solution for signal enhancement, as well as providing
reconfigurability options.
The use of weighted coefficients has increased the range for the SA margin
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Table 8.3: Estimation of power and area overheads of NDU against the existing
ADCs
ADC
fs AADC PADC binary-weighted




[179] 100 0.8 24.2 1.8 4.5
[180] 100 0.8 25.2 1.8 4.3
[181] 100 2.5 67 0.6 1.6
[182] 100 0.98 90 1.5 1.2
[183] 100 2.5 180 0.6 0.6
greatly, and improved detection significantly. Also, the power consumption of
the binary-weighted NDU implementation is significantly lower compared with
the main ADC module with the same process technology that operates between
25mW to 180mW , as Table 8.3 shows. In this case, the area overhead introduced
by the detection mechanism for binary-weighted implementation is 1.8% at most,
compared with the area of the developed ADC modules (AADC). Similarly, the
maximum power overhead is just around 4.5%, by the same comparison. By
introducinga NDU to the main ADC, the system is able to detect noise with only
a small power overhead.
As compared with the previous chapter, the power required by the NDU is less
than the ACU since only one reference value is stored inside the memory cells. To
improve the range of detection, more reference values can be used that correspond
to different noise levels. This requires a look-up-table (LUT) for various noise
strengths. However, the power dissipation of the NDU will also increase.
8.5 Summary
The concept, simulation, and implementation of a noise detection circuit for ADC-
based electronic devices using the SWAM method are presented. The SA of the
ADC digital output is used to differentiate between noisy and noiseless signals.
In the presence of noise, the SA of a noisy signal is larger than that of a noiseless
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signal, as verified by MATLAB simulation results. The results show that there is
a correlation between the SA value and the different noise strength. In this case,
the SA of digital outputs varies with different SNR values, which is a high SNR
value leads to a low SA value and vice versa.
In addition, the inclusion of weighting to the algorithm has also significantly
increased the DoF for decision-making. At the system level simulation, a binary-
weighted algorithm has increased the range of total switching activity value by
155% compared with linear- and odd number-weighted implementations. The
wider margin provided by the binary-weighted implementation has improved the
determination of the noise level threshold.
The ASIC performance results show that the NDU module occupies a small
footprint and consumes up to a mere 1.1mW of power in 0.18µm/1.8V CMOS
technology. With the advantages of a small area and power penalties, the NDU
is attractive for low-power ADC-based applications and noise-prone device. By
combining the NDU and the ADC, the system could enhance its noise detection
mechanism and lead to signal improvement.
Furthermore, the Verilog code for the ASIC implementation of the module
has not been optimised and can be further improved, which may result in better
performance. In addition, the proposed SWAM method could also be used to
configure other operational circuits to improve signal quality.
Final remarks and the conclusions of the work are presented in the next chap-
ter. This will summarise the proposed SWAM method on adaptive control imple-
mentation for a ReADC and for noise detection systems.
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9.1 Introduction
ReHW has been identified as an important research target in electronics design
due to the advantages of development cost reduction, optimum hardware reuse,
dynamic resource utilisation, and efficient computational complexity. In addition,
ReHW enables real-time performance improvement and scalable power manage-
ment, which are vital for eco-friendly systems and power-aware green device tech-
nology.
There is a need to use a truly adaptive ADC to respond to signal changes and
reduce its power consumption with less implementation complexity. Therefore,
the focus of this thesis is to investigate the reconfigurability aspects of real-time
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ReADC suitable for wireless communications. Particular emphasis has been given
to an adaptive control mechanism of the ReADC that changes the converter opera-
tion according to UMTS signal variations. This has paved the way for establishing
requirements for future ReADC technologies.
This chapter presents a summary of the work carried out in each chapter of
the thesis. The main objective of each chapter is evaluated to assess its accom-
plishment. The main achievements are highlighted. The whole thesis is concluded
and finally, future research developments are suggested.
9.2 Summary of Thesis
Advancements in the electronic industry have compelled active researches to widen
the design horizons of low-power design and mixed-signal circuit methodology.
ReHW technology has become important to tackle the issues of power consump-
tion and reconfigurability. The power issue is very significant for battery-operated
applications and portable wireless devices. Besides the reduction in power con-
sumption, the functionality enhancement of electronic devices is also seen as an
important aspect. To move towards a green environment, it is crucial to re-
duce the power consumption of electronic devices. It is also equally important
to continuously enhance the functionalities and improve the performances of the
devices, while keeping power consumption at a minimum. Power performance can
be improved by using ReHW technology due to the flexibility to scale its power
consumption adaptively according to different operating conditions.
Up to date, existing works on ReADCs focus entirely on analog architectures
and circuit design techniques, whereas the reconfiguration mechanisms totally
rely upon external control signals generated by the DSP in the baseband. From
a circuit architecture point of view, the developed ReADCs are similar to the
conventional ADCs, except additional simple configurable switches are required
by the ReADCs. Thus, the power consumption of the analog ReADC module at
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a maximum resolution is approximately equal to the conventional ADC using the
same process technology and power-aware circuit approaches.
Previously developed ReADCs could be improved with the integration of a
digital control module that is combined together with the analog ReADC mod-
ule to adaptively control the converter reconfiguration at a minimum additional
power. Generally, the aims of the thesis are to investigate reconfigurable and
adaptive design issues for a ReADC system and to establish a low-power solution
for adaptive ADCs. Specifically, this research is an attempt to develop a low-
power, single-chip, real-time ReADC system that elicits an adaptive response to
signal variations and scales its power utilisation at a low reconfigurable overhead.
In particular, the thesis focuses on the analysis, design, and implementation of
a low-power digital controller unit for ReADCs necessary for the adaptive imple-
mentation.
In a reconfigurable system, the issues of overhead and configuration methods
are normally addressed. Meanwhile, for real-time reconfigurable systems, the
mechanism of ‘detect-and-change’ is a critical factor for determining the adaptive
response of the system to a dynamically changing environment. Detailed analysis
on the reconfigurability enables further developments in ADC-based applications.
The effect of time-varying signal behaviour on the adaptive mechanism of
ReADCs is analysed. The behaviour of analog signals is determined from the
ReADC output, where it represents an equivalent digital wordlength of a sampled
analog data. An adaptive mechanism is achieved by manipulating the output of
the converter. The digital outputs are processed and compared with reference
values to trigger the reconfiguration switches.
Chapter 2 presents the fundamental elements of ReHW in modern electronic
design. The concept and advantages that make ReHW a current research inter-
est are discussed. Typical architectures of ReHW and existing reconfiguration
methodologies are also presented. In addition, the chapter also discusses the use
of ADC in wireless communication. An overview of UMTS is described along
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with the typical receiver type used in UMTS/FDD mode. A Zero-IF receiver
is selected normally due to its simple circuit configuration, as that is especially
suitable for battery operated portable devices. Furthermore, the minimum and
maximum limits of the ADC parameters are included. The minimum values for
N and fs are bounded to specific applications or requirements. Meanwhile, the
maximum N and fs values are limited by the power consumption requirement of
an ADC, where the power grows with the increment of both N and fs.
Chapter 3 reviews the existing ReADC architectures, including the state of the
art of ReADCs for portable devices and wireless applications. Previous research
works on adaptive control mechanism are also discussed. Existing techniques
of the adaptive control of ReADCs use DSPs at the baseband to monitor and
program the hardware.
Chapter 4 presents the ADC specifications for UMTS applications as a case
study. UMTS documentations are used to derive the main ADC parameters in
FDD mode. Zero-IF wireless receiver architecture is selected, and the derivation
is developed according to this architecture. This determines the required Nmin
and fs(min) values for such an application. The research demonstrates that the
minimum resolution of an ADC for UMTS/FDD mode is 10 bits for a practical
realisation that includes design imperfections. Meanwhile, the minimum required
sampling frequency is 10 Msps. These specifications have considered Zero-IF
receiver architecture with I −Q implementation.
Chapter 5 presents an adaptive algorithm for a pipeline ReADC using a
binary-weighted hamming distance method. The proposed technique, the SWAM
method, exploits the SA measurement of the ReADC digital outputs at specific
observed intervals and programs the ReADC according to the reference values.
Initially, the UMTS is generated and analysed in terms of periodicity, station-
arity, and framing structure. Then, the concept of the binary-weighted hamming
distance of the ADC output is presented. In this case, the digital outputs of the
conventional ADC are observed and studied. A sample of a UMTS signal is fed
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through an ADC, and the digital outputs are collected. These digital outputs are
compared with the original analog sample to understand their behaviour during
signal fluctuation. The observations have led to the development of a real-time
configuration algorithm for a pipeline ReADC.
Simulation results of a UMTS signal for an ideal case condition demonstrate
that the proposed method configures the ADC parameters according to different
amplitude variations for each UMTS frame duration. In reN implementation for
the pipeline ReADC, the reduction of power is through two mechanisms. Firstly,
the power is minimised with a lower Naverage. Secondly, since the dynamic power
consumption is dependent on the SA value, the power consumption is decreased
with the reduction of SA, and consequently, the total SA value. However, since
the power consumption for the pipeline ReADC is dominated by analog modules,
especially the comparator, then power consumption is linearly proportional to
Naverage.
In addition, the effect of changing the resolution of the ReADC on the BER
performance is also analysed, and the value of Nmin for the ReADC is determined.
The relationship between N and BER has enabled the adaptive algorithm to work
within the specific requirement of UMTS.
Chapter 6 analyses the impact of parameter settings on the algorithm proposed
in Chapter 5. The purpose of the study is to understand how each component of
the algorithm contributes to the final solution. Adaptive performance is evaluated
according to the number of samples n in the period Tmeasure and the threshold val-
ues vtl. With an increasing window of n, the accuracy of adaptation is increased
but with a slower adaptive response as more samples are required. It is vital to
assign correct values for the thresholds to avoid mis-operation of the algorithm.
Therefore, selecting the right values for the thresholds is vital. From this inves-
tigation, it is concluded that to achieve the best performance of the adaptability
of the algorithm, the following values of the parameters are suggested:
• The minimum value of n is equivalent to four UMTS time slots (4 × Tslots)
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• To cover the full-scale adaptive resolution between 6 bits and 10 bits, vtl
is set to a range of 30% of the signal reduction that includes vt(max) and











The study has led to a better understanding of the algorithm and the impact of
varying each parameter towards the response of the algorithm. Most importantly,
this parametric study for reN is critical to choose the relevant settings for specific
applications and subsequently, would be able to predict the response beforehand.
Chapter 7 presents an implementation of the proposed algorithm as an adap-
tive control module for a pipeline ReADC. It is successfully demonstrated that the
architecture performs reN with low implementation complexity. The ASIC imple-
mentation of the controller adaptively configures the converter to respond to the
amplitude variations and more importantly, has provided a low-power solution for
the ReADC system. This is achieved at a faster response since the configuration
is independent of the baseband processing. To aid the designers, power estimation
models for ReADCs are suggested. These include the power consumption of the
ACU is compared with the entire ReADC architecture.
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The configuration overhead is regarded as the main bottleneck in ReHW im-
plementation. The configuration overhead limits the implementation of reconfig-
urable technology in low-power applications and hence, must be kept to a mini-
mum. The proposed hardware requires a minimum additional area on top of the
main ReADC architecture, where it can quickly perform a ‘detects and changes’
mechanism. With ASIC implementation of the adaptive control module, real-
time configuration with an area overhead less than 11% is achieved relative to the
main ReADC modules. Meanwhile, the additional power overhead consumed by
the adaptive module is also small, less than 13% compared with the main modules.
Chapter 8 presents an implementation of the proposed SWAM method using a
conventional ADC to detect noise or other rapid-signal variations for further signal
improvement. This work provides an opportunity to extend the use of the method
for future ADC-based applications. Indirectly, the functionality of the ADC can
be expanded. A sample of the UMTS signal is superimposed with AWGN where
the SNR value is varied. Simulation results show a correlation between the SA
and the SNR levels where the SA value of the ADC digital outputs increases with
the increment level of noise. Consequently, by monitoring the SA of the ADC
output, the noise level that appears in a signal can be estimated and afterwards,
the specific adaptive filtering approach could be applied. This is achieved with a
fast response and at low-power, as it is fully implemented in ASIC.
It is also found that using binary weighting, a higher DoF is achieved to
distinguish different noise levels distinctly, compared with other weighting types.
However, the improved performance is achieved at the expense of slightly higher
computation time compared with the linear-weighted and odd-number-weighted
algorithms.
Finally, an ASIC module for the binary-weighted algorithm is successfully
developed. The performance analysis in terms of timing, area, and power is eval-
uated. At the architecture level, the detection module consumes less than 1.1mW
of power in 0.18µm CMOS technology. Similarly, in terms of size, only a 1230
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equivalent 2-input NAND gate density is required. The maximum operation fre-
quency of the module is 100MHz. From the analysis of the results, it is concluded
that the module is significantly low in terms of area and power consumption.
9.3 Thesis Achievements
9.3.1 Chapter 4
In this chapter, the following have been presented:
• The minimum requirements for the ADC parameters for the UMTS/FDD
mode are successfully derived using mathematical analysis.
• The lowest resolution is 10 bits and this considers the design imperfections
for practical implementation.
• The minimum sampling rate for the UMTS/FDD mode is 10 Msps.
9.3.2 Chapter 5
In this chapter, the following have been presented:
• The UMTS building blocks for the baseband and the analog front-end have
been studied and the UMTS signal has been generated successfully using MAT-
LAB.
• The UMTS framing is analysed in terms of periodicity and time slots.
• The SWAM method is proposed based upon a binary-weighted hamming
distance concept from observation of the nature of the ADC output.
• The proposed method is implemented to a conventional 10-bit ADC to de-
termine the SA response at different levels of signal amplitudes and time slots.
• It is concluded that the SA has correlations with different levels of UMTS
amplitudes and UMTS time slots.
• The performances are evaluated in terms of BER and adaptive response.
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Ideally, it is found that the value of Nmin for the ReADC for the UMTS/FDD
mode is 6 bits for SF=64.
• The adaptive resolution is determined by computing and comparing the SA
value with the threshold values during a measurement period Tmeasure. The con-
verter operates with this computed N value for the rest of the frame Tidle.
9.3.3 Chapter 6
In this chapter, the following have been presented:
• The study evaluates the parameter space of the adaptive algorithm in terms
of observed period Tmeasure and the threshold settings. The results of the SA
analysis and average N value are observed.
• For a reliable result, Tmeasure requires at least four UMTS time slots for the
SA computation.
• The analysis also found that the threshold setting determines the value of
Nmin, Nmax, and Naverage for the entire conversion process. The minimum value
must fulfil the BER requirement.
• In addition, at the baseband, SF is important in data protection where SF=64
gives better immunity against noise than a lower value. Consequently, a high SF
value implies a low Nmin value, and the requirement for higher resolution ADC
can be relaxed.
9.3.4 Chapter 7
In this chapter, the following have been presented:
• This chapter focuses on ASIC design, simulation, and implementation of an
ACU module for a pipeline ReADC. The ACU module is the realisation of the
SWAM algorithm.
• Power estimation models for ReADCs at the system level are presented as
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reconfiguration performance metrics to aid system designers.
• The ASIC performance result exhibits small area complexity with gate den-
sity around 3090 equivalent 2-input NAND gates in a 0.18µm/1.8V CMOS pro-
cess.
• The power consumption of the ACU is only 1907µW .
9.3.5 Chapter 8
In this chapter, the following have been presented:
• Concept, simulation, and implementation of the noise correlation analysis
and detection circuit for ADC-based electronic devices using the SWAM method
are presented. The SA of the digital output of the ADC is used to differentiate
between noisy and noiseless signals. In the presence of noise, the SA of noisy
signals is larger than that of noiseless signals as the MATLAB simulation results
verify. The results show that the SA of digital outputs varies with different SNR
values, where a high SNR value leads to a low SA and vice versa.
• By introducing a weighting element to the SWAM algorithm, a better range of
detection can be achieved. The binary-weighted algorithm has increased the DoF
for decision making significantly. The weighted algorithm increases the range of
the total switching activity value by 155% compared with linear- and odd number-
weighted implementations.
• The ASIC performance result shows that the NDU module occupies a small
footprint, around 1230 2-input NAND equivalent gate density.
• The hardware is also low power, consuming just under 1100µW in 0.18µm/1.8V
CMOS technology.
9.3.6 Key Research Contributions
In summary, the key contributions of the thesis are:
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• A derivation of minimum requirements for an ADC based on a target appli-
cation (Chapter 4).
• An analysis of UMTS signals according to periodicity and framing structure
(Chapter 5).
• A proposed detection method based upon observation of the digital output
of a conventional ADC. The SWAM method is developed using a binary-
weighted hamming distance concept that monitors changes of the digital
output (Chapter 5).
• Development of an adaptive algorithm for ReADC based on the SWAM
method. The ReADC is able to adapt its resolution depending on the vari-
ation in the signal amplitude (Chapter 5).
• Performance analysis of the adaptive algorithm on different parameter set-
tings to optimise the algorithm operation (Chapter 6).
• A technique to measure the area and power overheads for both reN and reFs
implementations (Chapter 7).
• Development of a low-power adaptive control module for the pipeline ReADC
to vary its resolution adaptively (Chapter 7).
• Correlation analysis between the SA and different SNR levels and conse-
quently, the development of a noise detection circuit from the analysis results
(Chapter 8).
• Implementation of the proposed SWAM method in ADC-based system to
adapt to the signal change and to improve the signal quality (Chapter 8).
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9.4 Thesis Conclusion
Power consumption is an important issue in electronics and a concern for the
environmentalists. As functionalities of electronic devices grow, their power con-
sumption increases. In wireless communication, the role of reconfigurability and
flexibility architecture has become increasingly important as a technology that
supports multiple applications and multi-mode operations. However, issues asso-
ciated with reconfigurability, such as power overhead, have to be scrutinised for
successful implementation. This thesis aims to resolve the issues associated with
power consumption and reconfigurability for ReADCs, simultaneously.
In this thesis, an adaptive technique for ReADCs at algorithmic and architec-
tural levels is presented. In particular, real-time configuration is implemented to a
pipeline ReADC targeting low-power wireless devices. This is achieved by exploit-
ing the SA of the ReADC digital output. Consequently, a method based on the
SA measurement, the SWAM algorithm, is proposed. The thesis also investigates
the impact of varying parameter settings of the algorithm on the adaptability,
response, and diversity of the solutions. Threshold values vtl, number of samples
n in Tmeasure duration, and ReADC wordlength for the SA calculation Nxt are the
factors that contributes to the quality of adaptive performance.
The implementation of the SWAM algorithm as a low-power adaptive con-
troller module, known as the ACU, has enabled the ReADC to monitor, evaluate,
and respond to the magnitude variations of the UMTS signal and configures its
resolution adaptively according to the current changes. The reconfiguration does
not require the baseband processing, and hence, requires short response time.
Real-time adjustment of the resolution, whose range is set by Nmin and Nmax
that must fulfil the BER and power requirements, allows the power consumption
of the ReADC to be scaled according to the signal variations, as opposed to the
conventional ADC that is fixed throughout its operation.
The power consumed by the ACU is significantly lower as compared with the
existing control mechanisms that have been implemented using DSPs. The maxi-
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mum power consumption of the ReADC system with the integrated ACU module
is kept close to the conventional 10-bit ADC when operating in full resolution
mode, while approximately up to 40% of power is saved in minimum resolution
mode. This power reduction is achieved via the use of the SWAM method as
the ACU module that is realised in ASIC, ensuring the implementation with low
reconfigurable overheads and a fast response. Consequently, the maximum power
consumption of the ReADC is maintained at the level of the ADC while additional
reconfiguration features are introduced.
The SWAM algorithm can also be utilised in conjunction with the conventional
ADC to detect different levels of noise strength in the signal. Such a feature can
be useful for signal enhancement and data recovery. Incorporating the NDU in
the conventional ADC requires less than 2% of an additional area compared with
the existing ADC unit of the same CMOS process technology. The amount of
power required by the NDU is only 4.5% by the same comparison.
In this work, the low-power strategy exploits the digital section of the ReADC.
Since the total power of the ReADC is mainly dominated by the analog part, by
manipulating the digital part, the power consumption of the converter is main-
tained at the improved features. The reconfigurability aspect of the ReADC is
enhanced with the adaptive feature controlled by the ReADC itself. Consequently,
the requirement for external control signals from the baseband to configure the
ReADC becomes unnecessary.
In short, the use of the SWAM algorithm as a sensing mechanism demonstrates
that it could be used either to enhance the previous works as an adaptive controller
for ReADCs, or to expand the functionality of existing ADCs as preliminary noise
detection. This is indicated by the implementation results of the SWAM method
to the ADC that reveal reconfigurabilty, low power consumption, and a small
footprint at higher functionality have been achieved. Therefore, this method has
shown potential for future adaptive and reconfigurable hardware with low-power
approach.
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9.5 Future Work
This thesis has endeavoured to provide rigorous investigation into the field of
ReHW and open doors for future research and development.
9.5.1 Extending Range of Analysis
This thesis indicates three areas that require further investigation to improve the
solutions.
Firstly, the analysis of thresholds only considers the reduction in half- and
quarter power, which implies the reduction in signal amplitude up to 30% and
50%, respectively. A wider range of analyses of amplitude changes may also help
yield a better adaptation.
Secondly, binary-weighted coefficients have improved the solution of the adap-
tive algorithm, but at the expense of higher computation than the linear-weighted
and odd-number-weighted coefficients. By analysing different weighting sequences,
such as Fibonacci and square-number sequences towards the DoF and the ef-
fectiveness of the solution depending upon applications, other suitable weighted
coefficients may be implemented.
In the design and implementation, the entire ADC wordlength is used for SA
computation and is of 10-bit length. Through analysing different values of Nxt,
the ADC wordlength for SA computation, the computational complexity could
be reduced but still preserve the required results.
9.5.2 Power Characterisation
The work in this thesis focuses on the ASIC control mechanism of the ReADC
and has the following limitations:
No exact comparison with other work on pipeline ReADCs is available that
used different adaptive techniques because the controller mechanisms of the ex-
isting ReADCs are implemented using DSP.
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In addition, the main pipeline ReADC architecture, including the digital en-
coding unit, is referred to other available published articles. Thus, the power
consumption of the adaptive control unit is evaluated relative to the existing
ReADC architectures using power estimation model.
Currently, the actual ReADC performance in terms of speed and power con-
sumption cannot be evaluated since this work focus entirely on the digital con-
troller part. This can be resolved in the future when analog circuitry of pipeline
ReADC is developed and simulated with the proposed solution both at architec-
tural and circuit level designs. Therefore, the ASIC performance of the ReADC in
terms of response, speed, and power could be evaluated by combining the pipeline
ReADC with the proposed energy efficient ACU. This will enable the performance
of the entire system to be evaluated accurately and the total power consumption
of ReADC to be measured precisely.
9.5.3 Design Improvement
In this work, the digital encoding of the ADC is truncated when operating in
lower resolution mode. To improve the accuracy of the digital output, a digital
encoder unit of ReADC could be reconfigured with a suitable decoding algorithm
scheme.
Furthermore, to further optimise both power and the area of the ACU, the
hardware implementation of the algorithm could also be improved by using better
Verilog coding. At the moment, the developed hardware performs the algorithm
successfully without design, area, and power optimisation.
Similarly, the design only considers reN implementation. The design could be
expanded with the implementation of reFs. Specifically for the wireless imple-
mentation, since the frequency is fixed, the implementation of reFs is unneces-
sary. However, for sensor applications, where a signal of different frequencies can
be detected, reFs implementation could reduce the power consumption since the
converter could be set to operate at higher frequencies only when necessary.
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For the NDU implementation, the module could be improved by introducing
the look-up-table (LUT) in the memory for different levels of noise, as referred to
the simulation results. Although the cell size will be larger than the implemented
NDU, different SNR and noise strength could be classified distinctively.
9.5.4 Widening Scope of Applications
The proposed SWAM method and the adaptive algorithm could be extended in
several ways. First, an evaluation of the effectiveness of the adaptive control unit
in other typical ADC architectures, such as flash and SAR ADCs, should be con-
sidered. This is to determine the use of the SWAM algorithm in broader aspects
of ReADC implementation. Secondly, a wider variation of signals and application
could be considered. Sensors and other low frequency signal applications can be
used to determine the effectiveness of the algorithm in the wider scope. Finally,
the proposed SWAM method using ADC is promising for controlling electronic
circuits. Detailed investigation will enable further exploration of the use of the
SWAM method in signal analysis and digital control for other areas and architec-
tures.
9.6 Final Comment
ReHW is a new research area that is important for modern consumer electronics
and wireless devices. It holds many advantages in terms of flexibility, reusability,
adaptability, and efficient power utilisation, which ultimately will lead to green
device technology. With the widespread use of mixed-mode applications, research
in ReHW has become vital. As most digital devices require ADC to digitise analog
signals for further processing, research in ReADC is equally essential. While the
advantages of ReADC are evident, the main issues in real-time configurable hard-
ware have been dealing with detection mechanisms and reconfigurable overheads.
This thesis has proposed several solutions to these reconfigurability problems.
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Research in ReADC has become more prominent since the last decade. In
the next ten years, more sophisticated techniques and applications of ReADCs for
consumer electronics will likely be developed. Increasing demand from consumers
for more powerful devices with better features and low-power consumption will
force manufacturers to produce improved configuration engines. Thus, pressure for
efficient adaptive algorithms and architectures for ReADCs could be even greater
in the near future.
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3G 3rd generation of cellular standards
3GPP 3rd generation partnership project
4G 4th generation of cellular standards
AC alternating current
ACS adjacent channel selectivity
ACU adaptive control unit
ADC analog-to-digital converter
AGC automatic gain control
AHW adaptive hardware
ALE adaptive line enhancer
ASIC application-specific integrated circuit
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CDMA code division multiple access
CLB clustered logic block
CMOS complementary metal oxide semiconductor







DoF degree of freedom
DPCH dedicated physical channel
DPCCH dedicated physical control channel
DPDCH dedicated physical data channel
DR dynamic range
DS-CDMA direct sequence CDMA
DSM deep submicron
DSP digital signal processor
DU digital unit
EDGE enhanced data rates for GSM evolution
FDD frequency division duplex
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FFT fast fourier transform
FOM figure of merit
FPAA field programmable analog array
FPGA field programmable gate arrays
FPTA field programmable transistor array
FS full-scale
GA genetic algorithm
GMM global multimedia mobility
GP genetic programming
GPS global positioning system




IMT-2000 international mobile telecommunication 2000
ITU international telecommunication union
LNA low-noise amplifier
LO local oscillator
LSB least significant bit
LUT look-up-table
MDAC multipying-DAC
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ME memory elements
MS mobile station
MSB most significant bit
NDU noise detection unit
NMOS n-channel MOS
NRE non-recurring engineering cost
OSR oversampling ratio
OVSF orthogonal variable spreading factor
PA power amplifier
PAU programmable analog unit
PC personal computer
PDU programmable digital unit




PNR place and route
PSD power spectral density
PSRR power supply rejection ratio
PWM pulse width modulation
QPSK quadrature phase shift keying
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RND research and development
RRC root-raised cosine
RTL register transfer level
Rx receiver
SAR successive approximation
SAIF switching activity interchange format
SAW surface acoustic wave
SBCS self-biased current source
SC switched capacitor
SDR software-defined radio
SDTV standard definition television
SF spreading factor
SH sample-and-hold




SWAM switching activity measurement
TDD time division duplex
TI time-interleaved
TTI transmission time interval
Tx transmitter
UE user equipment
UMTS universal mobile telecommunication system
UMTS/FDD UMTS frequency division duplex










αi i-th SA value
α0→1 switching activity at nodes
β binary coefficient
δ a small change in the value
κ power coefficient depending on circuit elements
⟨St⟩ mean value of total switching activity
ωc carrier angular frequency







Bi ADC output at i-th sample
bj bit at j−th position
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182 Nomenclature
bit unit of ADC resolution
BW bandwidth
C capacitance
Cload load capacitance at gate
CF crest factor
cntrT0 end duration of Tmeasure
cntrT end end of counter for duration of Tmeasure
DPCH Ec reference sensitivity level
Eb energy per information bit
Eb/N0 bit energy per noise density
endConv end of ADC conversion



















j j − th position of the ADC wordlength
k Boltzmann’s constant
kα analog circuit coefficient
l l − th threshold level
Lmin minimum CMOS channel length
M total pipeline stage




n number of sample




nmax maximum acceptable noise
Nmin minimum resolution
Nnew new resolution value
Nxt ADC resolution for calculating switching activity
NF noise figure
noise detect noise detection flag
PACU ACU power
PADC ADC power
Pave mean value of power
Pblock single-stage pipeline power
Pcomparator comparator power











PSH SH circuit power
Pswitching switching power
Ptotal total power consumption
Q quadrature signal
q total number of frame
Qε quantisation error








St total switching activity value
St(accum. max.) maximum accumulative value of switching activity
St(accum.) accumulative value of switching activity
St(avg) average value of switching activity
St(MAX) maximum theoretical value of switching activity
St(max) maximum measured value of switching activity
186 Nomenclature
St(min) minimum measured value of switching activity
St(norm) normalised value of switching activity
Sw switching activity factor
Sw.Cload switched capacitance
SA switching activity
SAref reference value of switching activity
SNRi SNR at input
SNRo SNR at output
T observed interval




Tidle interval of no measurement
Tmax changes maximum SA changes in an observed interval
Tmeasure measurement interval
Tslot duration of a UMTS slot
Tsuper frame superframe duration
Ts duration of sampling-rate












vt(max) maximum threshold level
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